ARMWinCOFFObjectWriter.cpp 3.2 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798
  1. //===-- ARMWinCOFFObjectWriter.cpp - ARM Windows COFF Object Writer -- C++ -==//
  2. //
  3. // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
  4. // See https://llvm.org/LICENSE.txt for license information.
  5. // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
  6. //
  7. //===----------------------------------------------------------------------===//
  8. #include "MCTargetDesc/ARMFixupKinds.h"
  9. #include "llvm/ADT/Twine.h"
  10. #include "llvm/BinaryFormat/COFF.h"
  11. #include "llvm/MC/MCAsmBackend.h"
  12. #include "llvm/MC/MCExpr.h"
  13. #include "llvm/MC/MCFixup.h"
  14. #include "llvm/MC/MCFixupKindInfo.h"
  15. #include "llvm/MC/MCObjectWriter.h"
  16. #include "llvm/MC/MCValue.h"
  17. #include "llvm/MC/MCWinCOFFObjectWriter.h"
  18. #include "llvm/Support/ErrorHandling.h"
  19. #include "llvm/Support/raw_ostream.h"
  20. #include <cassert>
  21. using namespace llvm;
  22. namespace {
  23. class ARMWinCOFFObjectWriter : public MCWinCOFFObjectTargetWriter {
  24. public:
  25. ARMWinCOFFObjectWriter(bool Is64Bit)
  26. : MCWinCOFFObjectTargetWriter(COFF::IMAGE_FILE_MACHINE_ARMNT) {
  27. assert(!Is64Bit && "AArch64 support not yet implemented");
  28. }
  29. ~ARMWinCOFFObjectWriter() override = default;
  30. unsigned getRelocType(MCContext &Ctx, const MCValue &Target,
  31. const MCFixup &Fixup, bool IsCrossSection,
  32. const MCAsmBackend &MAB) const override;
  33. bool recordRelocation(const MCFixup &) const override;
  34. };
  35. } // end anonymous namespace
  36. unsigned ARMWinCOFFObjectWriter::getRelocType(MCContext &Ctx,
  37. const MCValue &Target,
  38. const MCFixup &Fixup,
  39. bool IsCrossSection,
  40. const MCAsmBackend &MAB) const {
  41. assert(getMachine() == COFF::IMAGE_FILE_MACHINE_ARMNT &&
  42. "AArch64 support not yet implemented");
  43. MCSymbolRefExpr::VariantKind Modifier =
  44. Target.isAbsolute() ? MCSymbolRefExpr::VK_None : Target.getSymA()->getKind();
  45. switch (static_cast<unsigned>(Fixup.getKind())) {
  46. default: {
  47. const MCFixupKindInfo &Info = MAB.getFixupKindInfo(Fixup.getKind());
  48. report_fatal_error(Twine("unsupported relocation type: ") + Info.Name);
  49. }
  50. case FK_Data_4:
  51. switch (Modifier) {
  52. case MCSymbolRefExpr::VK_COFF_IMGREL32:
  53. return COFF::IMAGE_REL_ARM_ADDR32NB;
  54. case MCSymbolRefExpr::VK_SECREL:
  55. return COFF::IMAGE_REL_ARM_SECREL;
  56. default:
  57. return COFF::IMAGE_REL_ARM_ADDR32;
  58. }
  59. case FK_SecRel_2:
  60. return COFF::IMAGE_REL_ARM_SECTION;
  61. case FK_SecRel_4:
  62. return COFF::IMAGE_REL_ARM_SECREL;
  63. case ARM::fixup_t2_condbranch:
  64. return COFF::IMAGE_REL_ARM_BRANCH20T;
  65. case ARM::fixup_t2_uncondbranch:
  66. case ARM::fixup_arm_thumb_bl:
  67. return COFF::IMAGE_REL_ARM_BRANCH24T;
  68. case ARM::fixup_arm_thumb_blx:
  69. return COFF::IMAGE_REL_ARM_BLX23T;
  70. case ARM::fixup_t2_movw_lo16:
  71. case ARM::fixup_t2_movt_hi16:
  72. return COFF::IMAGE_REL_ARM_MOV32T;
  73. }
  74. }
  75. bool ARMWinCOFFObjectWriter::recordRelocation(const MCFixup &Fixup) const {
  76. return static_cast<unsigned>(Fixup.getKind()) != ARM::fixup_t2_movt_hi16;
  77. }
  78. namespace llvm {
  79. std::unique_ptr<MCObjectTargetWriter>
  80. createARMWinCOFFObjectWriter(bool Is64Bit) {
  81. return std::make_unique<ARMWinCOFFObjectWriter>(Is64Bit);
  82. }
  83. } // end namespace llvm