ARMRegisterBanks.td 577 B

12345678910111213
  1. //=- ARMRegisterBank.td - Describe the AArch64 Banks ---------*- tablegen -*-=//
  2. //
  3. // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
  4. // See https://llvm.org/LICENSE.txt for license information.
  5. // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
  6. //
  7. //===----------------------------------------------------------------------===//
  8. //
  9. //
  10. //===----------------------------------------------------------------------===//
  11. def GPRRegBank : RegisterBank<"GPRB", [GPR, GPRwithAPSR]>;
  12. def FPRRegBank : RegisterBank<"FPRB", [HPR, SPR, DPR, QPR]>;