| 1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465 |
- #ifndef GPU_GROUP_H
- #define GPU_GROUP_H
- #include <isl/schedule_node.h>
- #include "gpu.h"
- /* A group of array references in a kernel that should be handled together.
- * If private_tile is not NULL, then it is mapped to registers.
- * Otherwise, if shared_tile is not NULL, it is mapped to shared memory.
- * Otherwise, it is accessed from global memory.
- * Note that if both private_tile and shared_tile are set, then shared_tile
- * is only used inside group_common_shared_memory_tile.
- */
- struct gpu_array_ref_group {
- /* The references in this group access this local array. */
- struct gpu_local_array_info *local_array;
- /* This is the corresponding array. */
- struct gpu_array_info *array;
- /* Position of this group in the list of reference groups of array. */
- int nr;
- /* The following fields are use during the construction of the groups.
- * access is the combined access relation relative to the private
- * memory tiling. In particular, the domain of the map corresponds
- * to the first thread_depth dimensions of the kernel schedule.
- * write is set if any access in the group is a write.
- * exact_write is set if all writes are definite writes.
- * slice is set if there is at least one access in the group
- * that refers to more than one element
- * "min_depth" is the minimum of the tile depths and thread_depth.
- */
- isl_map *access;
- int write;
- int exact_write;
- int slice;
- int min_depth;
- /* The shared memory tile, NULL if none. */
- struct gpu_array_tile *shared_tile;
- /* The private memory tile, NULL if none. */
- struct gpu_array_tile *private_tile;
- /* References in this group; point to elements of a linked list. */
- int n_ref;
- struct gpu_stmt_access **refs;
- };
- int gpu_group_references(struct ppcg_kernel *kernel,
- __isl_keep isl_schedule_node *node);
- __isl_give isl_printer *gpu_array_ref_group_print_name(
- struct gpu_array_ref_group *group, __isl_take isl_printer *p);
- void gpu_array_ref_group_compute_tiling(struct gpu_array_ref_group *group);
- __isl_give isl_union_map *gpu_array_ref_group_access_relation(
- struct gpu_array_ref_group *group, int read, int write);
- int gpu_array_ref_group_requires_unroll(struct gpu_array_ref_group *group);
- enum ppcg_group_access_type gpu_array_ref_group_type(
- struct gpu_array_ref_group *group);
- struct gpu_array_tile *gpu_array_ref_group_tile(
- struct gpu_array_ref_group *group);
- struct gpu_array_ref_group *gpu_array_ref_group_free(
- struct gpu_array_ref_group *group);
- #endif
|
