vpaes-armv8.S 41 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196
  1. .text
  2. .type _vpaes_consts,%object
  3. .align 7 // totally strategic alignment
  4. _vpaes_consts:
  5. .Lk_mc_forward: // mc_forward
  6. .quad 0x0407060500030201, 0x0C0F0E0D080B0A09
  7. .quad 0x080B0A0904070605, 0x000302010C0F0E0D
  8. .quad 0x0C0F0E0D080B0A09, 0x0407060500030201
  9. .quad 0x000302010C0F0E0D, 0x080B0A0904070605
  10. .Lk_mc_backward: // mc_backward
  11. .quad 0x0605040702010003, 0x0E0D0C0F0A09080B
  12. .quad 0x020100030E0D0C0F, 0x0A09080B06050407
  13. .quad 0x0E0D0C0F0A09080B, 0x0605040702010003
  14. .quad 0x0A09080B06050407, 0x020100030E0D0C0F
  15. .Lk_sr: // sr
  16. .quad 0x0706050403020100, 0x0F0E0D0C0B0A0908
  17. .quad 0x030E09040F0A0500, 0x0B06010C07020D08
  18. .quad 0x0F060D040B020900, 0x070E050C030A0108
  19. .quad 0x0B0E0104070A0D00, 0x0306090C0F020508
  20. //
  21. // "Hot" constants
  22. //
  23. .Lk_inv: // inv, inva
  24. .quad 0x0E05060F0D080180, 0x040703090A0B0C02
  25. .quad 0x01040A060F0B0780, 0x030D0E0C02050809
  26. .Lk_ipt: // input transform (lo, hi)
  27. .quad 0xC2B2E8985A2A7000, 0xCABAE09052227808
  28. .quad 0x4C01307D317C4D00, 0xCD80B1FCB0FDCC81
  29. .Lk_sbo: // sbou, sbot
  30. .quad 0xD0D26D176FBDC700, 0x15AABF7AC502A878
  31. .quad 0xCFE474A55FBB6A00, 0x8E1E90D1412B35FA
  32. .Lk_sb1: // sb1u, sb1t
  33. .quad 0x3618D415FAE22300, 0x3BF7CCC10D2ED9EF
  34. .quad 0xB19BE18FCB503E00, 0xA5DF7A6E142AF544
  35. .Lk_sb2: // sb2u, sb2t
  36. .quad 0x69EB88400AE12900, 0xC2A163C8AB82234A
  37. .quad 0xE27A93C60B712400, 0x5EB7E955BC982FCD
  38. //
  39. // Decryption stuff
  40. //
  41. .Lk_dipt: // decryption input transform
  42. .quad 0x0F505B040B545F00, 0x154A411E114E451A
  43. .quad 0x86E383E660056500, 0x12771772F491F194
  44. .Lk_dsbo: // decryption sbox final output
  45. .quad 0x1387EA537EF94000, 0xC7AA6DB9D4943E2D
  46. .quad 0x12D7560F93441D00, 0xCA4B8159D8C58E9C
  47. .Lk_dsb9: // decryption sbox output *9*u, *9*t
  48. .quad 0x851C03539A86D600, 0xCAD51F504F994CC9
  49. .quad 0xC03B1789ECD74900, 0x725E2C9EB2FBA565
  50. .Lk_dsbd: // decryption sbox output *D*u, *D*t
  51. .quad 0x7D57CCDFE6B1A200, 0xF56E9B13882A4439
  52. .quad 0x3CE2FAF724C6CB00, 0x2931180D15DEEFD3
  53. .Lk_dsbb: // decryption sbox output *B*u, *B*t
  54. .quad 0xD022649296B44200, 0x602646F6B0F2D404
  55. .quad 0xC19498A6CD596700, 0xF3FF0C3E3255AA6B
  56. .Lk_dsbe: // decryption sbox output *E*u, *E*t
  57. .quad 0x46F2929626D4D000, 0x2242600464B4F6B0
  58. .quad 0x0C55A6CDFFAAC100, 0x9467F36B98593E32
  59. //
  60. // Key schedule constants
  61. //
  62. .Lk_dksd: // decryption key schedule: invskew x*D
  63. .quad 0xFEB91A5DA3E44700, 0x0740E3A45A1DBEF9
  64. .quad 0x41C277F4B5368300, 0x5FDC69EAAB289D1E
  65. .Lk_dksb: // decryption key schedule: invskew x*B
  66. .quad 0x9A4FCA1F8550D500, 0x03D653861CC94C99
  67. .quad 0x115BEDA7B6FC4A00, 0xD993256F7E3482C8
  68. .Lk_dkse: // decryption key schedule: invskew x*E + 0x63
  69. .quad 0xD5031CCA1FC9D600, 0x53859A4C994F5086
  70. .quad 0xA23196054FDC7BE8, 0xCD5EF96A20B31487
  71. .Lk_dks9: // decryption key schedule: invskew x*9
  72. .quad 0xB6116FC87ED9A700, 0x4AED933482255BFC
  73. .quad 0x4576516227143300, 0x8BB89FACE9DAFDCE
  74. .Lk_rcon: // rcon
  75. .quad 0x1F8391B9AF9DEEB6, 0x702A98084D7C7D81
  76. .Lk_opt: // output transform
  77. .quad 0xFF9F4929D6B66000, 0xF7974121DEBE6808
  78. .quad 0x01EDBD5150BCEC00, 0xE10D5DB1B05C0CE0
  79. .Lk_deskew: // deskew tables: inverts the sbox's "skew"
  80. .quad 0x07E4A34047A4E300, 0x1DFEB95A5DBEF91A
  81. .quad 0x5F36B5DC83EA6900, 0x2841C2ABF49D1E77
  82. .byte 86,101,99,116,111,114,32,80,101,114,109,117,116,97,116,105,111,110,32,65,69,83,32,102,111,114,32,65,82,77,118,56,44,32,77,105,107,101,32,72,97,109,98,117,114,103,32,40,83,116,97,110,102,111,114,100,32,85,110,105,118,101,114,115,105,116,121,41,0
  83. .align 2
  84. .size _vpaes_consts,.-_vpaes_consts
  85. .align 6
  86. ##
  87. ## _aes_preheat
  88. ##
  89. ## Fills register %r10 -> .aes_consts (so you can -fPIC)
  90. ## and %xmm9-%xmm15 as specified below.
  91. ##
  92. .type _vpaes_encrypt_preheat,%function
  93. .align 4
  94. _vpaes_encrypt_preheat:
  95. adr x10, .Lk_inv
  96. movi v17.16b, #0x0f
  97. ld1 {v18.2d,v19.2d}, [x10],#32 // .Lk_inv
  98. ld1 {v20.2d,v21.2d,v22.2d,v23.2d}, [x10],#64 // .Lk_ipt, .Lk_sbo
  99. ld1 {v24.2d,v25.2d,v26.2d,v27.2d}, [x10] // .Lk_sb1, .Lk_sb2
  100. ret
  101. .size _vpaes_encrypt_preheat,.-_vpaes_encrypt_preheat
  102. ##
  103. ## _aes_encrypt_core
  104. ##
  105. ## AES-encrypt %xmm0.
  106. ##
  107. ## Inputs:
  108. ## %xmm0 = input
  109. ## %xmm9-%xmm15 as in _vpaes_preheat
  110. ## (%rdx) = scheduled keys
  111. ##
  112. ## Output in %xmm0
  113. ## Clobbers %xmm1-%xmm5, %r9, %r10, %r11, %rax
  114. ## Preserves %xmm6 - %xmm8 so you get some local vectors
  115. ##
  116. ##
  117. .type _vpaes_encrypt_core,%function
  118. .align 4
  119. _vpaes_encrypt_core:
  120. mov x9, x2
  121. ldr w8, [x2,#240] // pull rounds
  122. adr x11, .Lk_mc_forward+16
  123. // vmovdqa .Lk_ipt(%rip), %xmm2 # iptlo
  124. ld1 {v16.2d}, [x9], #16 // vmovdqu (%r9), %xmm5 # round0 key
  125. and v1.16b, v7.16b, v17.16b // vpand %xmm9, %xmm0, %xmm1
  126. ushr v0.16b, v7.16b, #4 // vpsrlb $4, %xmm0, %xmm0
  127. tbl v1.16b, {v20.16b}, v1.16b // vpshufb %xmm1, %xmm2, %xmm1
  128. // vmovdqa .Lk_ipt+16(%rip), %xmm3 # ipthi
  129. tbl v2.16b, {v21.16b}, v0.16b // vpshufb %xmm0, %xmm3, %xmm2
  130. eor v0.16b, v1.16b, v16.16b // vpxor %xmm5, %xmm1, %xmm0
  131. eor v0.16b, v0.16b, v2.16b // vpxor %xmm2, %xmm0, %xmm0
  132. b .Lenc_entry
  133. .align 4
  134. .Lenc_loop:
  135. // middle of middle round
  136. add x10, x11, #0x40
  137. tbl v4.16b, {v25.16b}, v2.16b // vpshufb %xmm2, %xmm13, %xmm4 # 4 = sb1u
  138. ld1 {v1.2d}, [x11], #16 // vmovdqa -0x40(%r11,%r10), %xmm1 # .Lk_mc_forward[]
  139. tbl v0.16b, {v24.16b}, v3.16b // vpshufb %xmm3, %xmm12, %xmm0 # 0 = sb1t
  140. eor v4.16b, v4.16b, v16.16b // vpxor %xmm5, %xmm4, %xmm4 # 4 = sb1u + k
  141. tbl v5.16b, {v27.16b}, v2.16b // vpshufb %xmm2, %xmm15, %xmm5 # 4 = sb2u
  142. eor v0.16b, v0.16b, v4.16b // vpxor %xmm4, %xmm0, %xmm0 # 0 = A
  143. tbl v2.16b, {v26.16b}, v3.16b // vpshufb %xmm3, %xmm14, %xmm2 # 2 = sb2t
  144. ld1 {v4.2d}, [x10] // vmovdqa (%r11,%r10), %xmm4 # .Lk_mc_backward[]
  145. tbl v3.16b, {v0.16b}, v1.16b // vpshufb %xmm1, %xmm0, %xmm3 # 0 = B
  146. eor v2.16b, v2.16b, v5.16b // vpxor %xmm5, %xmm2, %xmm2 # 2 = 2A
  147. tbl v0.16b, {v0.16b}, v4.16b // vpshufb %xmm4, %xmm0, %xmm0 # 3 = D
  148. eor v3.16b, v3.16b, v2.16b // vpxor %xmm2, %xmm3, %xmm3 # 0 = 2A+B
  149. tbl v4.16b, {v3.16b}, v1.16b // vpshufb %xmm1, %xmm3, %xmm4 # 0 = 2B+C
  150. eor v0.16b, v0.16b, v3.16b // vpxor %xmm3, %xmm0, %xmm0 # 3 = 2A+B+D
  151. and x11, x11, #~(1<<6) // and $0x30, %r11 # ... mod 4
  152. eor v0.16b, v0.16b, v4.16b // vpxor %xmm4, %xmm0, %xmm0 # 0 = 2A+3B+C+D
  153. sub w8, w8, #1 // nr--
  154. .Lenc_entry:
  155. // top of round
  156. and v1.16b, v0.16b, v17.16b // vpand %xmm0, %xmm9, %xmm1 # 0 = k
  157. ushr v0.16b, v0.16b, #4 // vpsrlb $4, %xmm0, %xmm0 # 1 = i
  158. tbl v5.16b, {v19.16b}, v1.16b // vpshufb %xmm1, %xmm11, %xmm5 # 2 = a/k
  159. eor v1.16b, v1.16b, v0.16b // vpxor %xmm0, %xmm1, %xmm1 # 0 = j
  160. tbl v3.16b, {v18.16b}, v0.16b // vpshufb %xmm0, %xmm10, %xmm3 # 3 = 1/i
  161. tbl v4.16b, {v18.16b}, v1.16b // vpshufb %xmm1, %xmm10, %xmm4 # 4 = 1/j
  162. eor v3.16b, v3.16b, v5.16b // vpxor %xmm5, %xmm3, %xmm3 # 3 = iak = 1/i + a/k
  163. eor v4.16b, v4.16b, v5.16b // vpxor %xmm5, %xmm4, %xmm4 # 4 = jak = 1/j + a/k
  164. tbl v2.16b, {v18.16b}, v3.16b // vpshufb %xmm3, %xmm10, %xmm2 # 2 = 1/iak
  165. tbl v3.16b, {v18.16b}, v4.16b // vpshufb %xmm4, %xmm10, %xmm3 # 3 = 1/jak
  166. eor v2.16b, v2.16b, v1.16b // vpxor %xmm1, %xmm2, %xmm2 # 2 = io
  167. eor v3.16b, v3.16b, v0.16b // vpxor %xmm0, %xmm3, %xmm3 # 3 = jo
  168. ld1 {v16.2d}, [x9],#16 // vmovdqu (%r9), %xmm5
  169. cbnz w8, .Lenc_loop
  170. // middle of last round
  171. add x10, x11, #0x80
  172. // vmovdqa -0x60(%r10), %xmm4 # 3 : sbou .Lk_sbo
  173. // vmovdqa -0x50(%r10), %xmm0 # 0 : sbot .Lk_sbo+16
  174. tbl v4.16b, {v22.16b}, v2.16b // vpshufb %xmm2, %xmm4, %xmm4 # 4 = sbou
  175. ld1 {v1.2d}, [x10] // vmovdqa 0x40(%r11,%r10), %xmm1 # .Lk_sr[]
  176. tbl v0.16b, {v23.16b}, v3.16b // vpshufb %xmm3, %xmm0, %xmm0 # 0 = sb1t
  177. eor v4.16b, v4.16b, v16.16b // vpxor %xmm5, %xmm4, %xmm4 # 4 = sb1u + k
  178. eor v0.16b, v0.16b, v4.16b // vpxor %xmm4, %xmm0, %xmm0 # 0 = A
  179. tbl v0.16b, {v0.16b}, v1.16b // vpshufb %xmm1, %xmm0, %xmm0
  180. ret
  181. .size _vpaes_encrypt_core,.-_vpaes_encrypt_core
  182. .globl vpaes_encrypt
  183. .type vpaes_encrypt,%function
  184. .align 4
  185. vpaes_encrypt:
  186. .inst 0xd503233f // paciasp
  187. stp x29,x30,[sp,#-16]!
  188. add x29,sp,#0
  189. ld1 {v7.16b}, [x0]
  190. bl _vpaes_encrypt_preheat
  191. bl _vpaes_encrypt_core
  192. st1 {v0.16b}, [x1]
  193. ldp x29,x30,[sp],#16
  194. .inst 0xd50323bf // autiasp
  195. ret
  196. .size vpaes_encrypt,.-vpaes_encrypt
  197. .type _vpaes_encrypt_2x,%function
  198. .align 4
  199. _vpaes_encrypt_2x:
  200. mov x9, x2
  201. ldr w8, [x2,#240] // pull rounds
  202. adr x11, .Lk_mc_forward+16
  203. // vmovdqa .Lk_ipt(%rip), %xmm2 # iptlo
  204. ld1 {v16.2d}, [x9], #16 // vmovdqu (%r9), %xmm5 # round0 key
  205. and v1.16b, v14.16b, v17.16b // vpand %xmm9, %xmm0, %xmm1
  206. ushr v0.16b, v14.16b, #4 // vpsrlb $4, %xmm0, %xmm0
  207. and v9.16b, v15.16b, v17.16b
  208. ushr v8.16b, v15.16b, #4
  209. tbl v1.16b, {v20.16b}, v1.16b // vpshufb %xmm1, %xmm2, %xmm1
  210. tbl v9.16b, {v20.16b}, v9.16b
  211. // vmovdqa .Lk_ipt+16(%rip), %xmm3 # ipthi
  212. tbl v2.16b, {v21.16b}, v0.16b // vpshufb %xmm0, %xmm3, %xmm2
  213. tbl v10.16b, {v21.16b}, v8.16b
  214. eor v0.16b, v1.16b, v16.16b // vpxor %xmm5, %xmm1, %xmm0
  215. eor v8.16b, v9.16b, v16.16b
  216. eor v0.16b, v0.16b, v2.16b // vpxor %xmm2, %xmm0, %xmm0
  217. eor v8.16b, v8.16b, v10.16b
  218. b .Lenc_2x_entry
  219. .align 4
  220. .Lenc_2x_loop:
  221. // middle of middle round
  222. add x10, x11, #0x40
  223. tbl v4.16b, {v25.16b}, v2.16b // vpshufb %xmm2, %xmm13, %xmm4 # 4 = sb1u
  224. tbl v12.16b, {v25.16b}, v10.16b
  225. ld1 {v1.2d}, [x11], #16 // vmovdqa -0x40(%r11,%r10), %xmm1 # .Lk_mc_forward[]
  226. tbl v0.16b, {v24.16b}, v3.16b // vpshufb %xmm3, %xmm12, %xmm0 # 0 = sb1t
  227. tbl v8.16b, {v24.16b}, v11.16b
  228. eor v4.16b, v4.16b, v16.16b // vpxor %xmm5, %xmm4, %xmm4 # 4 = sb1u + k
  229. eor v12.16b, v12.16b, v16.16b
  230. tbl v5.16b, {v27.16b}, v2.16b // vpshufb %xmm2, %xmm15, %xmm5 # 4 = sb2u
  231. tbl v13.16b, {v27.16b}, v10.16b
  232. eor v0.16b, v0.16b, v4.16b // vpxor %xmm4, %xmm0, %xmm0 # 0 = A
  233. eor v8.16b, v8.16b, v12.16b
  234. tbl v2.16b, {v26.16b}, v3.16b // vpshufb %xmm3, %xmm14, %xmm2 # 2 = sb2t
  235. tbl v10.16b, {v26.16b}, v11.16b
  236. ld1 {v4.2d}, [x10] // vmovdqa (%r11,%r10), %xmm4 # .Lk_mc_backward[]
  237. tbl v3.16b, {v0.16b}, v1.16b // vpshufb %xmm1, %xmm0, %xmm3 # 0 = B
  238. tbl v11.16b, {v8.16b}, v1.16b
  239. eor v2.16b, v2.16b, v5.16b // vpxor %xmm5, %xmm2, %xmm2 # 2 = 2A
  240. eor v10.16b, v10.16b, v13.16b
  241. tbl v0.16b, {v0.16b}, v4.16b // vpshufb %xmm4, %xmm0, %xmm0 # 3 = D
  242. tbl v8.16b, {v8.16b}, v4.16b
  243. eor v3.16b, v3.16b, v2.16b // vpxor %xmm2, %xmm3, %xmm3 # 0 = 2A+B
  244. eor v11.16b, v11.16b, v10.16b
  245. tbl v4.16b, {v3.16b}, v1.16b // vpshufb %xmm1, %xmm3, %xmm4 # 0 = 2B+C
  246. tbl v12.16b, {v11.16b},v1.16b
  247. eor v0.16b, v0.16b, v3.16b // vpxor %xmm3, %xmm0, %xmm0 # 3 = 2A+B+D
  248. eor v8.16b, v8.16b, v11.16b
  249. and x11, x11, #~(1<<6) // and $0x30, %r11 # ... mod 4
  250. eor v0.16b, v0.16b, v4.16b // vpxor %xmm4, %xmm0, %xmm0 # 0 = 2A+3B+C+D
  251. eor v8.16b, v8.16b, v12.16b
  252. sub w8, w8, #1 // nr--
  253. .Lenc_2x_entry:
  254. // top of round
  255. and v1.16b, v0.16b, v17.16b // vpand %xmm0, %xmm9, %xmm1 # 0 = k
  256. ushr v0.16b, v0.16b, #4 // vpsrlb $4, %xmm0, %xmm0 # 1 = i
  257. and v9.16b, v8.16b, v17.16b
  258. ushr v8.16b, v8.16b, #4
  259. tbl v5.16b, {v19.16b},v1.16b // vpshufb %xmm1, %xmm11, %xmm5 # 2 = a/k
  260. tbl v13.16b, {v19.16b},v9.16b
  261. eor v1.16b, v1.16b, v0.16b // vpxor %xmm0, %xmm1, %xmm1 # 0 = j
  262. eor v9.16b, v9.16b, v8.16b
  263. tbl v3.16b, {v18.16b},v0.16b // vpshufb %xmm0, %xmm10, %xmm3 # 3 = 1/i
  264. tbl v11.16b, {v18.16b},v8.16b
  265. tbl v4.16b, {v18.16b},v1.16b // vpshufb %xmm1, %xmm10, %xmm4 # 4 = 1/j
  266. tbl v12.16b, {v18.16b},v9.16b
  267. eor v3.16b, v3.16b, v5.16b // vpxor %xmm5, %xmm3, %xmm3 # 3 = iak = 1/i + a/k
  268. eor v11.16b, v11.16b, v13.16b
  269. eor v4.16b, v4.16b, v5.16b // vpxor %xmm5, %xmm4, %xmm4 # 4 = jak = 1/j + a/k
  270. eor v12.16b, v12.16b, v13.16b
  271. tbl v2.16b, {v18.16b},v3.16b // vpshufb %xmm3, %xmm10, %xmm2 # 2 = 1/iak
  272. tbl v10.16b, {v18.16b},v11.16b
  273. tbl v3.16b, {v18.16b},v4.16b // vpshufb %xmm4, %xmm10, %xmm3 # 3 = 1/jak
  274. tbl v11.16b, {v18.16b},v12.16b
  275. eor v2.16b, v2.16b, v1.16b // vpxor %xmm1, %xmm2, %xmm2 # 2 = io
  276. eor v10.16b, v10.16b, v9.16b
  277. eor v3.16b, v3.16b, v0.16b // vpxor %xmm0, %xmm3, %xmm3 # 3 = jo
  278. eor v11.16b, v11.16b, v8.16b
  279. ld1 {v16.2d}, [x9],#16 // vmovdqu (%r9), %xmm5
  280. cbnz w8, .Lenc_2x_loop
  281. // middle of last round
  282. add x10, x11, #0x80
  283. // vmovdqa -0x60(%r10), %xmm4 # 3 : sbou .Lk_sbo
  284. // vmovdqa -0x50(%r10), %xmm0 # 0 : sbot .Lk_sbo+16
  285. tbl v4.16b, {v22.16b}, v2.16b // vpshufb %xmm2, %xmm4, %xmm4 # 4 = sbou
  286. tbl v12.16b, {v22.16b}, v10.16b
  287. ld1 {v1.2d}, [x10] // vmovdqa 0x40(%r11,%r10), %xmm1 # .Lk_sr[]
  288. tbl v0.16b, {v23.16b}, v3.16b // vpshufb %xmm3, %xmm0, %xmm0 # 0 = sb1t
  289. tbl v8.16b, {v23.16b}, v11.16b
  290. eor v4.16b, v4.16b, v16.16b // vpxor %xmm5, %xmm4, %xmm4 # 4 = sb1u + k
  291. eor v12.16b, v12.16b, v16.16b
  292. eor v0.16b, v0.16b, v4.16b // vpxor %xmm4, %xmm0, %xmm0 # 0 = A
  293. eor v8.16b, v8.16b, v12.16b
  294. tbl v0.16b, {v0.16b},v1.16b // vpshufb %xmm1, %xmm0, %xmm0
  295. tbl v1.16b, {v8.16b},v1.16b
  296. ret
  297. .size _vpaes_encrypt_2x,.-_vpaes_encrypt_2x
  298. .type _vpaes_decrypt_preheat,%function
  299. .align 4
  300. _vpaes_decrypt_preheat:
  301. adr x10, .Lk_inv
  302. movi v17.16b, #0x0f
  303. adr x11, .Lk_dipt
  304. ld1 {v18.2d,v19.2d}, [x10],#32 // .Lk_inv
  305. ld1 {v20.2d,v21.2d,v22.2d,v23.2d}, [x11],#64 // .Lk_dipt, .Lk_dsbo
  306. ld1 {v24.2d,v25.2d,v26.2d,v27.2d}, [x11],#64 // .Lk_dsb9, .Lk_dsbd
  307. ld1 {v28.2d,v29.2d,v30.2d,v31.2d}, [x11] // .Lk_dsbb, .Lk_dsbe
  308. ret
  309. .size _vpaes_decrypt_preheat,.-_vpaes_decrypt_preheat
  310. ##
  311. ## Decryption core
  312. ##
  313. ## Same API as encryption core.
  314. ##
  315. .type _vpaes_decrypt_core,%function
  316. .align 4
  317. _vpaes_decrypt_core:
  318. mov x9, x2
  319. ldr w8, [x2,#240] // pull rounds
  320. // vmovdqa .Lk_dipt(%rip), %xmm2 # iptlo
  321. lsl x11, x8, #4 // mov %rax, %r11; shl $4, %r11
  322. eor x11, x11, #0x30 // xor $0x30, %r11
  323. adr x10, .Lk_sr
  324. and x11, x11, #0x30 // and $0x30, %r11
  325. add x11, x11, x10
  326. adr x10, .Lk_mc_forward+48
  327. ld1 {v16.2d}, [x9],#16 // vmovdqu (%r9), %xmm4 # round0 key
  328. and v1.16b, v7.16b, v17.16b // vpand %xmm9, %xmm0, %xmm1
  329. ushr v0.16b, v7.16b, #4 // vpsrlb $4, %xmm0, %xmm0
  330. tbl v2.16b, {v20.16b}, v1.16b // vpshufb %xmm1, %xmm2, %xmm2
  331. ld1 {v5.2d}, [x10] // vmovdqa .Lk_mc_forward+48(%rip), %xmm5
  332. // vmovdqa .Lk_dipt+16(%rip), %xmm1 # ipthi
  333. tbl v0.16b, {v21.16b}, v0.16b // vpshufb %xmm0, %xmm1, %xmm0
  334. eor v2.16b, v2.16b, v16.16b // vpxor %xmm4, %xmm2, %xmm2
  335. eor v0.16b, v0.16b, v2.16b // vpxor %xmm2, %xmm0, %xmm0
  336. b .Ldec_entry
  337. .align 4
  338. .Ldec_loop:
  339. //
  340. // Inverse mix columns
  341. //
  342. // vmovdqa -0x20(%r10),%xmm4 # 4 : sb9u
  343. // vmovdqa -0x10(%r10),%xmm1 # 0 : sb9t
  344. tbl v4.16b, {v24.16b}, v2.16b // vpshufb %xmm2, %xmm4, %xmm4 # 4 = sb9u
  345. tbl v1.16b, {v25.16b}, v3.16b // vpshufb %xmm3, %xmm1, %xmm1 # 0 = sb9t
  346. eor v0.16b, v4.16b, v16.16b // vpxor %xmm4, %xmm0, %xmm0
  347. // vmovdqa 0x00(%r10),%xmm4 # 4 : sbdu
  348. eor v0.16b, v0.16b, v1.16b // vpxor %xmm1, %xmm0, %xmm0 # 0 = ch
  349. // vmovdqa 0x10(%r10),%xmm1 # 0 : sbdt
  350. tbl v4.16b, {v26.16b}, v2.16b // vpshufb %xmm2, %xmm4, %xmm4 # 4 = sbdu
  351. tbl v0.16b, {v0.16b}, v5.16b // vpshufb %xmm5, %xmm0, %xmm0 # MC ch
  352. tbl v1.16b, {v27.16b}, v3.16b // vpshufb %xmm3, %xmm1, %xmm1 # 0 = sbdt
  353. eor v0.16b, v0.16b, v4.16b // vpxor %xmm4, %xmm0, %xmm0 # 4 = ch
  354. // vmovdqa 0x20(%r10), %xmm4 # 4 : sbbu
  355. eor v0.16b, v0.16b, v1.16b // vpxor %xmm1, %xmm0, %xmm0 # 0 = ch
  356. // vmovdqa 0x30(%r10), %xmm1 # 0 : sbbt
  357. tbl v4.16b, {v28.16b}, v2.16b // vpshufb %xmm2, %xmm4, %xmm4 # 4 = sbbu
  358. tbl v0.16b, {v0.16b}, v5.16b // vpshufb %xmm5, %xmm0, %xmm0 # MC ch
  359. tbl v1.16b, {v29.16b}, v3.16b // vpshufb %xmm3, %xmm1, %xmm1 # 0 = sbbt
  360. eor v0.16b, v0.16b, v4.16b // vpxor %xmm4, %xmm0, %xmm0 # 4 = ch
  361. // vmovdqa 0x40(%r10), %xmm4 # 4 : sbeu
  362. eor v0.16b, v0.16b, v1.16b // vpxor %xmm1, %xmm0, %xmm0 # 0 = ch
  363. // vmovdqa 0x50(%r10), %xmm1 # 0 : sbet
  364. tbl v4.16b, {v30.16b}, v2.16b // vpshufb %xmm2, %xmm4, %xmm4 # 4 = sbeu
  365. tbl v0.16b, {v0.16b}, v5.16b // vpshufb %xmm5, %xmm0, %xmm0 # MC ch
  366. tbl v1.16b, {v31.16b}, v3.16b // vpshufb %xmm3, %xmm1, %xmm1 # 0 = sbet
  367. eor v0.16b, v0.16b, v4.16b // vpxor %xmm4, %xmm0, %xmm0 # 4 = ch
  368. ext v5.16b, v5.16b, v5.16b, #12 // vpalignr $12, %xmm5, %xmm5, %xmm5
  369. eor v0.16b, v0.16b, v1.16b // vpxor %xmm1, %xmm0, %xmm0 # 0 = ch
  370. sub w8, w8, #1 // sub $1,%rax # nr--
  371. .Ldec_entry:
  372. // top of round
  373. and v1.16b, v0.16b, v17.16b // vpand %xmm9, %xmm0, %xmm1 # 0 = k
  374. ushr v0.16b, v0.16b, #4 // vpsrlb $4, %xmm0, %xmm0 # 1 = i
  375. tbl v2.16b, {v19.16b}, v1.16b // vpshufb %xmm1, %xmm11, %xmm2 # 2 = a/k
  376. eor v1.16b, v1.16b, v0.16b // vpxor %xmm0, %xmm1, %xmm1 # 0 = j
  377. tbl v3.16b, {v18.16b}, v0.16b // vpshufb %xmm0, %xmm10, %xmm3 # 3 = 1/i
  378. tbl v4.16b, {v18.16b}, v1.16b // vpshufb %xmm1, %xmm10, %xmm4 # 4 = 1/j
  379. eor v3.16b, v3.16b, v2.16b // vpxor %xmm2, %xmm3, %xmm3 # 3 = iak = 1/i + a/k
  380. eor v4.16b, v4.16b, v2.16b // vpxor %xmm2, %xmm4, %xmm4 # 4 = jak = 1/j + a/k
  381. tbl v2.16b, {v18.16b}, v3.16b // vpshufb %xmm3, %xmm10, %xmm2 # 2 = 1/iak
  382. tbl v3.16b, {v18.16b}, v4.16b // vpshufb %xmm4, %xmm10, %xmm3 # 3 = 1/jak
  383. eor v2.16b, v2.16b, v1.16b // vpxor %xmm1, %xmm2, %xmm2 # 2 = io
  384. eor v3.16b, v3.16b, v0.16b // vpxor %xmm0, %xmm3, %xmm3 # 3 = jo
  385. ld1 {v16.2d}, [x9],#16 // vmovdqu (%r9), %xmm0
  386. cbnz w8, .Ldec_loop
  387. // middle of last round
  388. // vmovdqa 0x60(%r10), %xmm4 # 3 : sbou
  389. tbl v4.16b, {v22.16b}, v2.16b // vpshufb %xmm2, %xmm4, %xmm4 # 4 = sbou
  390. // vmovdqa 0x70(%r10), %xmm1 # 0 : sbot
  391. ld1 {v2.2d}, [x11] // vmovdqa -0x160(%r11), %xmm2 # .Lk_sr-.Lk_dsbd=-0x160
  392. tbl v1.16b, {v23.16b}, v3.16b // vpshufb %xmm3, %xmm1, %xmm1 # 0 = sb1t
  393. eor v4.16b, v4.16b, v16.16b // vpxor %xmm0, %xmm4, %xmm4 # 4 = sb1u + k
  394. eor v0.16b, v1.16b, v4.16b // vpxor %xmm4, %xmm1, %xmm0 # 0 = A
  395. tbl v0.16b, {v0.16b}, v2.16b // vpshufb %xmm2, %xmm0, %xmm0
  396. ret
  397. .size _vpaes_decrypt_core,.-_vpaes_decrypt_core
  398. .globl vpaes_decrypt
  399. .type vpaes_decrypt,%function
  400. .align 4
  401. vpaes_decrypt:
  402. .inst 0xd503233f // paciasp
  403. stp x29,x30,[sp,#-16]!
  404. add x29,sp,#0
  405. ld1 {v7.16b}, [x0]
  406. bl _vpaes_decrypt_preheat
  407. bl _vpaes_decrypt_core
  408. st1 {v0.16b}, [x1]
  409. ldp x29,x30,[sp],#16
  410. .inst 0xd50323bf // autiasp
  411. ret
  412. .size vpaes_decrypt,.-vpaes_decrypt
  413. // v14-v15 input, v0-v1 output
  414. .type _vpaes_decrypt_2x,%function
  415. .align 4
  416. _vpaes_decrypt_2x:
  417. mov x9, x2
  418. ldr w8, [x2,#240] // pull rounds
  419. // vmovdqa .Lk_dipt(%rip), %xmm2 # iptlo
  420. lsl x11, x8, #4 // mov %rax, %r11; shl $4, %r11
  421. eor x11, x11, #0x30 // xor $0x30, %r11
  422. adr x10, .Lk_sr
  423. and x11, x11, #0x30 // and $0x30, %r11
  424. add x11, x11, x10
  425. adr x10, .Lk_mc_forward+48
  426. ld1 {v16.2d}, [x9],#16 // vmovdqu (%r9), %xmm4 # round0 key
  427. and v1.16b, v14.16b, v17.16b // vpand %xmm9, %xmm0, %xmm1
  428. ushr v0.16b, v14.16b, #4 // vpsrlb $4, %xmm0, %xmm0
  429. and v9.16b, v15.16b, v17.16b
  430. ushr v8.16b, v15.16b, #4
  431. tbl v2.16b, {v20.16b},v1.16b // vpshufb %xmm1, %xmm2, %xmm2
  432. tbl v10.16b, {v20.16b},v9.16b
  433. ld1 {v5.2d}, [x10] // vmovdqa .Lk_mc_forward+48(%rip), %xmm5
  434. // vmovdqa .Lk_dipt+16(%rip), %xmm1 # ipthi
  435. tbl v0.16b, {v21.16b},v0.16b // vpshufb %xmm0, %xmm1, %xmm0
  436. tbl v8.16b, {v21.16b},v8.16b
  437. eor v2.16b, v2.16b, v16.16b // vpxor %xmm4, %xmm2, %xmm2
  438. eor v10.16b, v10.16b, v16.16b
  439. eor v0.16b, v0.16b, v2.16b // vpxor %xmm2, %xmm0, %xmm0
  440. eor v8.16b, v8.16b, v10.16b
  441. b .Ldec_2x_entry
  442. .align 4
  443. .Ldec_2x_loop:
  444. //
  445. // Inverse mix columns
  446. //
  447. // vmovdqa -0x20(%r10),%xmm4 # 4 : sb9u
  448. // vmovdqa -0x10(%r10),%xmm1 # 0 : sb9t
  449. tbl v4.16b, {v24.16b}, v2.16b // vpshufb %xmm2, %xmm4, %xmm4 # 4 = sb9u
  450. tbl v12.16b, {v24.16b}, v10.16b
  451. tbl v1.16b, {v25.16b}, v3.16b // vpshufb %xmm3, %xmm1, %xmm1 # 0 = sb9t
  452. tbl v9.16b, {v25.16b}, v11.16b
  453. eor v0.16b, v4.16b, v16.16b // vpxor %xmm4, %xmm0, %xmm0
  454. eor v8.16b, v12.16b, v16.16b
  455. // vmovdqa 0x00(%r10),%xmm4 # 4 : sbdu
  456. eor v0.16b, v0.16b, v1.16b // vpxor %xmm1, %xmm0, %xmm0 # 0 = ch
  457. eor v8.16b, v8.16b, v9.16b // vpxor %xmm1, %xmm0, %xmm0 # 0 = ch
  458. // vmovdqa 0x10(%r10),%xmm1 # 0 : sbdt
  459. tbl v4.16b, {v26.16b}, v2.16b // vpshufb %xmm2, %xmm4, %xmm4 # 4 = sbdu
  460. tbl v12.16b, {v26.16b}, v10.16b
  461. tbl v0.16b, {v0.16b},v5.16b // vpshufb %xmm5, %xmm0, %xmm0 # MC ch
  462. tbl v8.16b, {v8.16b},v5.16b
  463. tbl v1.16b, {v27.16b}, v3.16b // vpshufb %xmm3, %xmm1, %xmm1 # 0 = sbdt
  464. tbl v9.16b, {v27.16b}, v11.16b
  465. eor v0.16b, v0.16b, v4.16b // vpxor %xmm4, %xmm0, %xmm0 # 4 = ch
  466. eor v8.16b, v8.16b, v12.16b
  467. // vmovdqa 0x20(%r10), %xmm4 # 4 : sbbu
  468. eor v0.16b, v0.16b, v1.16b // vpxor %xmm1, %xmm0, %xmm0 # 0 = ch
  469. eor v8.16b, v8.16b, v9.16b
  470. // vmovdqa 0x30(%r10), %xmm1 # 0 : sbbt
  471. tbl v4.16b, {v28.16b}, v2.16b // vpshufb %xmm2, %xmm4, %xmm4 # 4 = sbbu
  472. tbl v12.16b, {v28.16b}, v10.16b
  473. tbl v0.16b, {v0.16b},v5.16b // vpshufb %xmm5, %xmm0, %xmm0 # MC ch
  474. tbl v8.16b, {v8.16b},v5.16b
  475. tbl v1.16b, {v29.16b}, v3.16b // vpshufb %xmm3, %xmm1, %xmm1 # 0 = sbbt
  476. tbl v9.16b, {v29.16b}, v11.16b
  477. eor v0.16b, v0.16b, v4.16b // vpxor %xmm4, %xmm0, %xmm0 # 4 = ch
  478. eor v8.16b, v8.16b, v12.16b
  479. // vmovdqa 0x40(%r10), %xmm4 # 4 : sbeu
  480. eor v0.16b, v0.16b, v1.16b // vpxor %xmm1, %xmm0, %xmm0 # 0 = ch
  481. eor v8.16b, v8.16b, v9.16b
  482. // vmovdqa 0x50(%r10), %xmm1 # 0 : sbet
  483. tbl v4.16b, {v30.16b}, v2.16b // vpshufb %xmm2, %xmm4, %xmm4 # 4 = sbeu
  484. tbl v12.16b, {v30.16b}, v10.16b
  485. tbl v0.16b, {v0.16b},v5.16b // vpshufb %xmm5, %xmm0, %xmm0 # MC ch
  486. tbl v8.16b, {v8.16b},v5.16b
  487. tbl v1.16b, {v31.16b}, v3.16b // vpshufb %xmm3, %xmm1, %xmm1 # 0 = sbet
  488. tbl v9.16b, {v31.16b}, v11.16b
  489. eor v0.16b, v0.16b, v4.16b // vpxor %xmm4, %xmm0, %xmm0 # 4 = ch
  490. eor v8.16b, v8.16b, v12.16b
  491. ext v5.16b, v5.16b, v5.16b, #12 // vpalignr $12, %xmm5, %xmm5, %xmm5
  492. eor v0.16b, v0.16b, v1.16b // vpxor %xmm1, %xmm0, %xmm0 # 0 = ch
  493. eor v8.16b, v8.16b, v9.16b
  494. sub w8, w8, #1 // sub $1,%rax # nr--
  495. .Ldec_2x_entry:
  496. // top of round
  497. and v1.16b, v0.16b, v17.16b // vpand %xmm9, %xmm0, %xmm1 # 0 = k
  498. ushr v0.16b, v0.16b, #4 // vpsrlb $4, %xmm0, %xmm0 # 1 = i
  499. and v9.16b, v8.16b, v17.16b
  500. ushr v8.16b, v8.16b, #4
  501. tbl v2.16b, {v19.16b},v1.16b // vpshufb %xmm1, %xmm11, %xmm2 # 2 = a/k
  502. tbl v10.16b, {v19.16b},v9.16b
  503. eor v1.16b, v1.16b, v0.16b // vpxor %xmm0, %xmm1, %xmm1 # 0 = j
  504. eor v9.16b, v9.16b, v8.16b
  505. tbl v3.16b, {v18.16b},v0.16b // vpshufb %xmm0, %xmm10, %xmm3 # 3 = 1/i
  506. tbl v11.16b, {v18.16b},v8.16b
  507. tbl v4.16b, {v18.16b},v1.16b // vpshufb %xmm1, %xmm10, %xmm4 # 4 = 1/j
  508. tbl v12.16b, {v18.16b},v9.16b
  509. eor v3.16b, v3.16b, v2.16b // vpxor %xmm2, %xmm3, %xmm3 # 3 = iak = 1/i + a/k
  510. eor v11.16b, v11.16b, v10.16b
  511. eor v4.16b, v4.16b, v2.16b // vpxor %xmm2, %xmm4, %xmm4 # 4 = jak = 1/j + a/k
  512. eor v12.16b, v12.16b, v10.16b
  513. tbl v2.16b, {v18.16b},v3.16b // vpshufb %xmm3, %xmm10, %xmm2 # 2 = 1/iak
  514. tbl v10.16b, {v18.16b},v11.16b
  515. tbl v3.16b, {v18.16b},v4.16b // vpshufb %xmm4, %xmm10, %xmm3 # 3 = 1/jak
  516. tbl v11.16b, {v18.16b},v12.16b
  517. eor v2.16b, v2.16b, v1.16b // vpxor %xmm1, %xmm2, %xmm2 # 2 = io
  518. eor v10.16b, v10.16b, v9.16b
  519. eor v3.16b, v3.16b, v0.16b // vpxor %xmm0, %xmm3, %xmm3 # 3 = jo
  520. eor v11.16b, v11.16b, v8.16b
  521. ld1 {v16.2d}, [x9],#16 // vmovdqu (%r9), %xmm0
  522. cbnz w8, .Ldec_2x_loop
  523. // middle of last round
  524. // vmovdqa 0x60(%r10), %xmm4 # 3 : sbou
  525. tbl v4.16b, {v22.16b}, v2.16b // vpshufb %xmm2, %xmm4, %xmm4 # 4 = sbou
  526. tbl v12.16b, {v22.16b}, v10.16b
  527. // vmovdqa 0x70(%r10), %xmm1 # 0 : sbot
  528. tbl v1.16b, {v23.16b}, v3.16b // vpshufb %xmm3, %xmm1, %xmm1 # 0 = sb1t
  529. tbl v9.16b, {v23.16b}, v11.16b
  530. ld1 {v2.2d}, [x11] // vmovdqa -0x160(%r11), %xmm2 # .Lk_sr-.Lk_dsbd=-0x160
  531. eor v4.16b, v4.16b, v16.16b // vpxor %xmm0, %xmm4, %xmm4 # 4 = sb1u + k
  532. eor v12.16b, v12.16b, v16.16b
  533. eor v0.16b, v1.16b, v4.16b // vpxor %xmm4, %xmm1, %xmm0 # 0 = A
  534. eor v8.16b, v9.16b, v12.16b
  535. tbl v0.16b, {v0.16b},v2.16b // vpshufb %xmm2, %xmm0, %xmm0
  536. tbl v1.16b, {v8.16b},v2.16b
  537. ret
  538. .size _vpaes_decrypt_2x,.-_vpaes_decrypt_2x
  539. ########################################################
  540. ## ##
  541. ## AES key schedule ##
  542. ## ##
  543. ########################################################
  544. .type _vpaes_key_preheat,%function
  545. .align 4
  546. _vpaes_key_preheat:
  547. adr x10, .Lk_inv
  548. movi v16.16b, #0x5b // .Lk_s63
  549. adr x11, .Lk_sb1
  550. movi v17.16b, #0x0f // .Lk_s0F
  551. ld1 {v18.2d,v19.2d,v20.2d,v21.2d}, [x10] // .Lk_inv, .Lk_ipt
  552. adr x10, .Lk_dksd
  553. ld1 {v22.2d,v23.2d}, [x11] // .Lk_sb1
  554. adr x11, .Lk_mc_forward
  555. ld1 {v24.2d,v25.2d,v26.2d,v27.2d}, [x10],#64 // .Lk_dksd, .Lk_dksb
  556. ld1 {v28.2d,v29.2d,v30.2d,v31.2d}, [x10],#64 // .Lk_dkse, .Lk_dks9
  557. ld1 {v8.2d}, [x10] // .Lk_rcon
  558. ld1 {v9.2d}, [x11] // .Lk_mc_forward[0]
  559. ret
  560. .size _vpaes_key_preheat,.-_vpaes_key_preheat
  561. .type _vpaes_schedule_core,%function
  562. .align 4
  563. _vpaes_schedule_core:
  564. .inst 0xd503233f // paciasp
  565. stp x29, x30, [sp,#-16]!
  566. add x29,sp,#0
  567. bl _vpaes_key_preheat // load the tables
  568. ld1 {v0.16b}, [x0],#16 // vmovdqu (%rdi), %xmm0 # load key (unaligned)
  569. // input transform
  570. mov v3.16b, v0.16b // vmovdqa %xmm0, %xmm3
  571. bl _vpaes_schedule_transform
  572. mov v7.16b, v0.16b // vmovdqa %xmm0, %xmm7
  573. adr x10, .Lk_sr // lea .Lk_sr(%rip),%r10
  574. add x8, x8, x10
  575. cbnz w3, .Lschedule_am_decrypting
  576. // encrypting, output zeroth round key after transform
  577. st1 {v0.2d}, [x2] // vmovdqu %xmm0, (%rdx)
  578. b .Lschedule_go
  579. .Lschedule_am_decrypting:
  580. // decrypting, output zeroth round key after shiftrows
  581. ld1 {v1.2d}, [x8] // vmovdqa (%r8,%r10), %xmm1
  582. tbl v3.16b, {v3.16b}, v1.16b // vpshufb %xmm1, %xmm3, %xmm3
  583. st1 {v3.2d}, [x2] // vmovdqu %xmm3, (%rdx)
  584. eor x8, x8, #0x30 // xor $0x30, %r8
  585. .Lschedule_go:
  586. cmp w1, #192 // cmp $192, %esi
  587. b.hi .Lschedule_256
  588. b.eq .Lschedule_192
  589. // 128: fall though
  590. ##
  591. ## .schedule_128
  592. ##
  593. ## 128-bit specific part of key schedule.
  594. ##
  595. ## This schedule is really simple, because all its parts
  596. ## are accomplished by the subroutines.
  597. ##
  598. .Lschedule_128:
  599. mov x0, #10 // mov $10, %esi
  600. .Loop_schedule_128:
  601. sub x0, x0, #1 // dec %esi
  602. bl _vpaes_schedule_round
  603. cbz x0, .Lschedule_mangle_last
  604. bl _vpaes_schedule_mangle // write output
  605. b .Loop_schedule_128
  606. ##
  607. ## .aes_schedule_192
  608. ##
  609. ## 192-bit specific part of key schedule.
  610. ##
  611. ## The main body of this schedule is the same as the 128-bit
  612. ## schedule, but with more smearing. The long, high side is
  613. ## stored in %xmm7 as before, and the short, low side is in
  614. ## the high bits of %xmm6.
  615. ##
  616. ## This schedule is somewhat nastier, however, because each
  617. ## round produces 192 bits of key material, or 1.5 round keys.
  618. ## Therefore, on each cycle we do 2 rounds and produce 3 round
  619. ## keys.
  620. ##
  621. .align 4
  622. .Lschedule_192:
  623. sub x0, x0, #8
  624. ld1 {v0.16b}, [x0] // vmovdqu 8(%rdi),%xmm0 # load key part 2 (very unaligned)
  625. bl _vpaes_schedule_transform // input transform
  626. mov v6.16b, v0.16b // vmovdqa %xmm0, %xmm6 # save short part
  627. eor v4.16b, v4.16b, v4.16b // vpxor %xmm4, %xmm4, %xmm4 # clear 4
  628. ins v6.d[0], v4.d[0] // vmovhlps %xmm4, %xmm6, %xmm6 # clobber low side with zeros
  629. mov x0, #4 // mov $4, %esi
  630. .Loop_schedule_192:
  631. sub x0, x0, #1 // dec %esi
  632. bl _vpaes_schedule_round
  633. ext v0.16b, v6.16b, v0.16b, #8 // vpalignr $8,%xmm6,%xmm0,%xmm0
  634. bl _vpaes_schedule_mangle // save key n
  635. bl _vpaes_schedule_192_smear
  636. bl _vpaes_schedule_mangle // save key n+1
  637. bl _vpaes_schedule_round
  638. cbz x0, .Lschedule_mangle_last
  639. bl _vpaes_schedule_mangle // save key n+2
  640. bl _vpaes_schedule_192_smear
  641. b .Loop_schedule_192
  642. ##
  643. ## .aes_schedule_256
  644. ##
  645. ## 256-bit specific part of key schedule.
  646. ##
  647. ## The structure here is very similar to the 128-bit
  648. ## schedule, but with an additional "low side" in
  649. ## %xmm6. The low side's rounds are the same as the
  650. ## high side's, except no rcon and no rotation.
  651. ##
  652. .align 4
  653. .Lschedule_256:
  654. ld1 {v0.16b}, [x0] // vmovdqu 16(%rdi),%xmm0 # load key part 2 (unaligned)
  655. bl _vpaes_schedule_transform // input transform
  656. mov x0, #7 // mov $7, %esi
  657. .Loop_schedule_256:
  658. sub x0, x0, #1 // dec %esi
  659. bl _vpaes_schedule_mangle // output low result
  660. mov v6.16b, v0.16b // vmovdqa %xmm0, %xmm6 # save cur_lo in xmm6
  661. // high round
  662. bl _vpaes_schedule_round
  663. cbz x0, .Lschedule_mangle_last
  664. bl _vpaes_schedule_mangle
  665. // low round. swap xmm7 and xmm6
  666. dup v0.4s, v0.s[3] // vpshufd $0xFF, %xmm0, %xmm0
  667. movi v4.16b, #0
  668. mov v5.16b, v7.16b // vmovdqa %xmm7, %xmm5
  669. mov v7.16b, v6.16b // vmovdqa %xmm6, %xmm7
  670. bl _vpaes_schedule_low_round
  671. mov v7.16b, v5.16b // vmovdqa %xmm5, %xmm7
  672. b .Loop_schedule_256
  673. ##
  674. ## .aes_schedule_mangle_last
  675. ##
  676. ## Mangler for last round of key schedule
  677. ## Mangles %xmm0
  678. ## when encrypting, outputs out(%xmm0) ^ 63
  679. ## when decrypting, outputs unskew(%xmm0)
  680. ##
  681. ## Always called right before return... jumps to cleanup and exits
  682. ##
  683. .align 4
  684. .Lschedule_mangle_last:
  685. // schedule last round key from xmm0
  686. adr x11, .Lk_deskew // lea .Lk_deskew(%rip),%r11 # prepare to deskew
  687. cbnz w3, .Lschedule_mangle_last_dec
  688. // encrypting
  689. ld1 {v1.2d}, [x8] // vmovdqa (%r8,%r10),%xmm1
  690. adr x11, .Lk_opt // lea .Lk_opt(%rip), %r11 # prepare to output transform
  691. add x2, x2, #32 // add $32, %rdx
  692. tbl v0.16b, {v0.16b}, v1.16b // vpshufb %xmm1, %xmm0, %xmm0 # output permute
  693. .Lschedule_mangle_last_dec:
  694. ld1 {v20.2d,v21.2d}, [x11] // reload constants
  695. sub x2, x2, #16 // add $-16, %rdx
  696. eor v0.16b, v0.16b, v16.16b // vpxor .Lk_s63(%rip), %xmm0, %xmm0
  697. bl _vpaes_schedule_transform // output transform
  698. st1 {v0.2d}, [x2] // vmovdqu %xmm0, (%rdx) # save last key
  699. // cleanup
  700. eor v0.16b, v0.16b, v0.16b // vpxor %xmm0, %xmm0, %xmm0
  701. eor v1.16b, v1.16b, v1.16b // vpxor %xmm1, %xmm1, %xmm1
  702. eor v2.16b, v2.16b, v2.16b // vpxor %xmm2, %xmm2, %xmm2
  703. eor v3.16b, v3.16b, v3.16b // vpxor %xmm3, %xmm3, %xmm3
  704. eor v4.16b, v4.16b, v4.16b // vpxor %xmm4, %xmm4, %xmm4
  705. eor v5.16b, v5.16b, v5.16b // vpxor %xmm5, %xmm5, %xmm5
  706. eor v6.16b, v6.16b, v6.16b // vpxor %xmm6, %xmm6, %xmm6
  707. eor v7.16b, v7.16b, v7.16b // vpxor %xmm7, %xmm7, %xmm7
  708. ldp x29, x30, [sp],#16
  709. .inst 0xd50323bf // autiasp
  710. ret
  711. .size _vpaes_schedule_core,.-_vpaes_schedule_core
  712. ##
  713. ## .aes_schedule_192_smear
  714. ##
  715. ## Smear the short, low side in the 192-bit key schedule.
  716. ##
  717. ## Inputs:
  718. ## %xmm7: high side, b a x y
  719. ## %xmm6: low side, d c 0 0
  720. ## %xmm13: 0
  721. ##
  722. ## Outputs:
  723. ## %xmm6: b+c+d b+c 0 0
  724. ## %xmm0: b+c+d b+c b a
  725. ##
  726. .type _vpaes_schedule_192_smear,%function
  727. .align 4
  728. _vpaes_schedule_192_smear:
  729. movi v1.16b, #0
  730. dup v0.4s, v7.s[3]
  731. ins v1.s[3], v6.s[2] // vpshufd $0x80, %xmm6, %xmm1 # d c 0 0 -> c 0 0 0
  732. ins v0.s[0], v7.s[2] // vpshufd $0xFE, %xmm7, %xmm0 # b a _ _ -> b b b a
  733. eor v6.16b, v6.16b, v1.16b // vpxor %xmm1, %xmm6, %xmm6 # -> c+d c 0 0
  734. eor v1.16b, v1.16b, v1.16b // vpxor %xmm1, %xmm1, %xmm1
  735. eor v6.16b, v6.16b, v0.16b // vpxor %xmm0, %xmm6, %xmm6 # -> b+c+d b+c b a
  736. mov v0.16b, v6.16b // vmovdqa %xmm6, %xmm0
  737. ins v6.d[0], v1.d[0] // vmovhlps %xmm1, %xmm6, %xmm6 # clobber low side with zeros
  738. ret
  739. .size _vpaes_schedule_192_smear,.-_vpaes_schedule_192_smear
  740. ##
  741. ## .aes_schedule_round
  742. ##
  743. ## Runs one main round of the key schedule on %xmm0, %xmm7
  744. ##
  745. ## Specifically, runs subbytes on the high dword of %xmm0
  746. ## then rotates it by one byte and xors into the low dword of
  747. ## %xmm7.
  748. ##
  749. ## Adds rcon from low byte of %xmm8, then rotates %xmm8 for
  750. ## next rcon.
  751. ##
  752. ## Smears the dwords of %xmm7 by xoring the low into the
  753. ## second low, result into third, result into highest.
  754. ##
  755. ## Returns results in %xmm7 = %xmm0.
  756. ## Clobbers %xmm1-%xmm4, %r11.
  757. ##
  758. .type _vpaes_schedule_round,%function
  759. .align 4
  760. _vpaes_schedule_round:
  761. // extract rcon from xmm8
  762. movi v4.16b, #0 // vpxor %xmm4, %xmm4, %xmm4
  763. ext v1.16b, v8.16b, v4.16b, #15 // vpalignr $15, %xmm8, %xmm4, %xmm1
  764. ext v8.16b, v8.16b, v8.16b, #15 // vpalignr $15, %xmm8, %xmm8, %xmm8
  765. eor v7.16b, v7.16b, v1.16b // vpxor %xmm1, %xmm7, %xmm7
  766. // rotate
  767. dup v0.4s, v0.s[3] // vpshufd $0xFF, %xmm0, %xmm0
  768. ext v0.16b, v0.16b, v0.16b, #1 // vpalignr $1, %xmm0, %xmm0, %xmm0
  769. // fall through...
  770. // low round: same as high round, but no rotation and no rcon.
  771. _vpaes_schedule_low_round:
  772. // smear xmm7
  773. ext v1.16b, v4.16b, v7.16b, #12 // vpslldq $4, %xmm7, %xmm1
  774. eor v7.16b, v7.16b, v1.16b // vpxor %xmm1, %xmm7, %xmm7
  775. ext v4.16b, v4.16b, v7.16b, #8 // vpslldq $8, %xmm7, %xmm4
  776. // subbytes
  777. and v1.16b, v0.16b, v17.16b // vpand %xmm9, %xmm0, %xmm1 # 0 = k
  778. ushr v0.16b, v0.16b, #4 // vpsrlb $4, %xmm0, %xmm0 # 1 = i
  779. eor v7.16b, v7.16b, v4.16b // vpxor %xmm4, %xmm7, %xmm7
  780. tbl v2.16b, {v19.16b}, v1.16b // vpshufb %xmm1, %xmm11, %xmm2 # 2 = a/k
  781. eor v1.16b, v1.16b, v0.16b // vpxor %xmm0, %xmm1, %xmm1 # 0 = j
  782. tbl v3.16b, {v18.16b}, v0.16b // vpshufb %xmm0, %xmm10, %xmm3 # 3 = 1/i
  783. eor v3.16b, v3.16b, v2.16b // vpxor %xmm2, %xmm3, %xmm3 # 3 = iak = 1/i + a/k
  784. tbl v4.16b, {v18.16b}, v1.16b // vpshufb %xmm1, %xmm10, %xmm4 # 4 = 1/j
  785. eor v7.16b, v7.16b, v16.16b // vpxor .Lk_s63(%rip), %xmm7, %xmm7
  786. tbl v3.16b, {v18.16b}, v3.16b // vpshufb %xmm3, %xmm10, %xmm3 # 2 = 1/iak
  787. eor v4.16b, v4.16b, v2.16b // vpxor %xmm2, %xmm4, %xmm4 # 4 = jak = 1/j + a/k
  788. tbl v2.16b, {v18.16b}, v4.16b // vpshufb %xmm4, %xmm10, %xmm2 # 3 = 1/jak
  789. eor v3.16b, v3.16b, v1.16b // vpxor %xmm1, %xmm3, %xmm3 # 2 = io
  790. eor v2.16b, v2.16b, v0.16b // vpxor %xmm0, %xmm2, %xmm2 # 3 = jo
  791. tbl v4.16b, {v23.16b}, v3.16b // vpshufb %xmm3, %xmm13, %xmm4 # 4 = sbou
  792. tbl v1.16b, {v22.16b}, v2.16b // vpshufb %xmm2, %xmm12, %xmm1 # 0 = sb1t
  793. eor v1.16b, v1.16b, v4.16b // vpxor %xmm4, %xmm1, %xmm1 # 0 = sbox output
  794. // add in smeared stuff
  795. eor v0.16b, v1.16b, v7.16b // vpxor %xmm7, %xmm1, %xmm0
  796. eor v7.16b, v1.16b, v7.16b // vmovdqa %xmm0, %xmm7
  797. ret
  798. .size _vpaes_schedule_round,.-_vpaes_schedule_round
  799. ##
  800. ## .aes_schedule_transform
  801. ##
  802. ## Linear-transform %xmm0 according to tables at (%r11)
  803. ##
  804. ## Requires that %xmm9 = 0x0F0F... as in preheat
  805. ## Output in %xmm0
  806. ## Clobbers %xmm1, %xmm2
  807. ##
  808. .type _vpaes_schedule_transform,%function
  809. .align 4
  810. _vpaes_schedule_transform:
  811. and v1.16b, v0.16b, v17.16b // vpand %xmm9, %xmm0, %xmm1
  812. ushr v0.16b, v0.16b, #4 // vpsrlb $4, %xmm0, %xmm0
  813. // vmovdqa (%r11), %xmm2 # lo
  814. tbl v2.16b, {v20.16b}, v1.16b // vpshufb %xmm1, %xmm2, %xmm2
  815. // vmovdqa 16(%r11), %xmm1 # hi
  816. tbl v0.16b, {v21.16b}, v0.16b // vpshufb %xmm0, %xmm1, %xmm0
  817. eor v0.16b, v0.16b, v2.16b // vpxor %xmm2, %xmm0, %xmm0
  818. ret
  819. .size _vpaes_schedule_transform,.-_vpaes_schedule_transform
  820. ##
  821. ## .aes_schedule_mangle
  822. ##
  823. ## Mangle xmm0 from (basis-transformed) standard version
  824. ## to our version.
  825. ##
  826. ## On encrypt,
  827. ## xor with 0x63
  828. ## multiply by circulant 0,1,1,1
  829. ## apply shiftrows transform
  830. ##
  831. ## On decrypt,
  832. ## xor with 0x63
  833. ## multiply by "inverse mixcolumns" circulant E,B,D,9
  834. ## deskew
  835. ## apply shiftrows transform
  836. ##
  837. ##
  838. ## Writes out to (%rdx), and increments or decrements it
  839. ## Keeps track of round number mod 4 in %r8
  840. ## Preserves xmm0
  841. ## Clobbers xmm1-xmm5
  842. ##
  843. .type _vpaes_schedule_mangle,%function
  844. .align 4
  845. _vpaes_schedule_mangle:
  846. mov v4.16b, v0.16b // vmovdqa %xmm0, %xmm4 # save xmm0 for later
  847. // vmovdqa .Lk_mc_forward(%rip),%xmm5
  848. cbnz w3, .Lschedule_mangle_dec
  849. // encrypting
  850. eor v4.16b, v0.16b, v16.16b // vpxor .Lk_s63(%rip), %xmm0, %xmm4
  851. add x2, x2, #16 // add $16, %rdx
  852. tbl v4.16b, {v4.16b}, v9.16b // vpshufb %xmm5, %xmm4, %xmm4
  853. tbl v1.16b, {v4.16b}, v9.16b // vpshufb %xmm5, %xmm4, %xmm1
  854. tbl v3.16b, {v1.16b}, v9.16b // vpshufb %xmm5, %xmm1, %xmm3
  855. eor v4.16b, v4.16b, v1.16b // vpxor %xmm1, %xmm4, %xmm4
  856. ld1 {v1.2d}, [x8] // vmovdqa (%r8,%r10), %xmm1
  857. eor v3.16b, v3.16b, v4.16b // vpxor %xmm4, %xmm3, %xmm3
  858. b .Lschedule_mangle_both
  859. .align 4
  860. .Lschedule_mangle_dec:
  861. // inverse mix columns
  862. // lea .Lk_dksd(%rip),%r11
  863. ushr v1.16b, v4.16b, #4 // vpsrlb $4, %xmm4, %xmm1 # 1 = hi
  864. and v4.16b, v4.16b, v17.16b // vpand %xmm9, %xmm4, %xmm4 # 4 = lo
  865. // vmovdqa 0x00(%r11), %xmm2
  866. tbl v2.16b, {v24.16b}, v4.16b // vpshufb %xmm4, %xmm2, %xmm2
  867. // vmovdqa 0x10(%r11), %xmm3
  868. tbl v3.16b, {v25.16b}, v1.16b // vpshufb %xmm1, %xmm3, %xmm3
  869. eor v3.16b, v3.16b, v2.16b // vpxor %xmm2, %xmm3, %xmm3
  870. tbl v3.16b, {v3.16b}, v9.16b // vpshufb %xmm5, %xmm3, %xmm3
  871. // vmovdqa 0x20(%r11), %xmm2
  872. tbl v2.16b, {v26.16b}, v4.16b // vpshufb %xmm4, %xmm2, %xmm2
  873. eor v2.16b, v2.16b, v3.16b // vpxor %xmm3, %xmm2, %xmm2
  874. // vmovdqa 0x30(%r11), %xmm3
  875. tbl v3.16b, {v27.16b}, v1.16b // vpshufb %xmm1, %xmm3, %xmm3
  876. eor v3.16b, v3.16b, v2.16b // vpxor %xmm2, %xmm3, %xmm3
  877. tbl v3.16b, {v3.16b}, v9.16b // vpshufb %xmm5, %xmm3, %xmm3
  878. // vmovdqa 0x40(%r11), %xmm2
  879. tbl v2.16b, {v28.16b}, v4.16b // vpshufb %xmm4, %xmm2, %xmm2
  880. eor v2.16b, v2.16b, v3.16b // vpxor %xmm3, %xmm2, %xmm2
  881. // vmovdqa 0x50(%r11), %xmm3
  882. tbl v3.16b, {v29.16b}, v1.16b // vpshufb %xmm1, %xmm3, %xmm3
  883. eor v3.16b, v3.16b, v2.16b // vpxor %xmm2, %xmm3, %xmm3
  884. // vmovdqa 0x60(%r11), %xmm2
  885. tbl v2.16b, {v30.16b}, v4.16b // vpshufb %xmm4, %xmm2, %xmm2
  886. tbl v3.16b, {v3.16b}, v9.16b // vpshufb %xmm5, %xmm3, %xmm3
  887. // vmovdqa 0x70(%r11), %xmm4
  888. tbl v4.16b, {v31.16b}, v1.16b // vpshufb %xmm1, %xmm4, %xmm4
  889. ld1 {v1.2d}, [x8] // vmovdqa (%r8,%r10), %xmm1
  890. eor v2.16b, v2.16b, v3.16b // vpxor %xmm3, %xmm2, %xmm2
  891. eor v3.16b, v4.16b, v2.16b // vpxor %xmm2, %xmm4, %xmm3
  892. sub x2, x2, #16 // add $-16, %rdx
  893. .Lschedule_mangle_both:
  894. tbl v3.16b, {v3.16b}, v1.16b // vpshufb %xmm1, %xmm3, %xmm3
  895. add x8, x8, #64-16 // add $-16, %r8
  896. and x8, x8, #~(1<<6) // and $0x30, %r8
  897. st1 {v3.2d}, [x2] // vmovdqu %xmm3, (%rdx)
  898. ret
  899. .size _vpaes_schedule_mangle,.-_vpaes_schedule_mangle
  900. .globl vpaes_set_encrypt_key
  901. .type vpaes_set_encrypt_key,%function
  902. .align 4
  903. vpaes_set_encrypt_key:
  904. .inst 0xd503233f // paciasp
  905. stp x29,x30,[sp,#-16]!
  906. add x29,sp,#0
  907. stp d8,d9,[sp,#-16]! // ABI spec says so
  908. lsr w9, w1, #5 // shr $5,%eax
  909. add w9, w9, #5 // $5,%eax
  910. str w9, [x2,#240] // mov %eax,240(%rdx) # AES_KEY->rounds = nbits/32+5;
  911. mov w3, #0 // mov $0,%ecx
  912. mov x8, #0x30 // mov $0x30,%r8d
  913. bl _vpaes_schedule_core
  914. eor x0, x0, x0
  915. ldp d8,d9,[sp],#16
  916. ldp x29,x30,[sp],#16
  917. .inst 0xd50323bf // autiasp
  918. ret
  919. .size vpaes_set_encrypt_key,.-vpaes_set_encrypt_key
  920. .globl vpaes_set_decrypt_key
  921. .type vpaes_set_decrypt_key,%function
  922. .align 4
  923. vpaes_set_decrypt_key:
  924. .inst 0xd503233f // paciasp
  925. stp x29,x30,[sp,#-16]!
  926. add x29,sp,#0
  927. stp d8,d9,[sp,#-16]! // ABI spec says so
  928. lsr w9, w1, #5 // shr $5,%eax
  929. add w9, w9, #5 // $5,%eax
  930. str w9, [x2,#240] // mov %eax,240(%rdx) # AES_KEY->rounds = nbits/32+5;
  931. lsl w9, w9, #4 // shl $4,%eax
  932. add x2, x2, #16 // lea 16(%rdx,%rax),%rdx
  933. add x2, x2, x9
  934. mov w3, #1 // mov $1,%ecx
  935. lsr w8, w1, #1 // shr $1,%r8d
  936. and x8, x8, #32 // and $32,%r8d
  937. eor x8, x8, #32 // xor $32,%r8d # nbits==192?0:32
  938. bl _vpaes_schedule_core
  939. ldp d8,d9,[sp],#16
  940. ldp x29,x30,[sp],#16
  941. .inst 0xd50323bf // autiasp
  942. ret
  943. .size vpaes_set_decrypt_key,.-vpaes_set_decrypt_key
  944. .globl vpaes_cbc_encrypt
  945. .type vpaes_cbc_encrypt,%function
  946. .align 4
  947. vpaes_cbc_encrypt:
  948. cbz x2, .Lcbc_abort
  949. cmp w5, #0 // check direction
  950. b.eq vpaes_cbc_decrypt
  951. .inst 0xd503233f // paciasp
  952. stp x29,x30,[sp,#-16]!
  953. add x29,sp,#0
  954. mov x17, x2 // reassign
  955. mov x2, x3 // reassign
  956. ld1 {v0.16b}, [x4] // load ivec
  957. bl _vpaes_encrypt_preheat
  958. b .Lcbc_enc_loop
  959. .align 4
  960. .Lcbc_enc_loop:
  961. ld1 {v7.16b}, [x0],#16 // load input
  962. eor v7.16b, v7.16b, v0.16b // xor with ivec
  963. bl _vpaes_encrypt_core
  964. st1 {v0.16b}, [x1],#16 // save output
  965. subs x17, x17, #16
  966. b.hi .Lcbc_enc_loop
  967. st1 {v0.16b}, [x4] // write ivec
  968. ldp x29,x30,[sp],#16
  969. .inst 0xd50323bf // autiasp
  970. .Lcbc_abort:
  971. ret
  972. .size vpaes_cbc_encrypt,.-vpaes_cbc_encrypt
  973. .type vpaes_cbc_decrypt,%function
  974. .align 4
  975. vpaes_cbc_decrypt:
  976. .inst 0xd503233f // paciasp
  977. stp x29,x30,[sp,#-16]!
  978. add x29,sp,#0
  979. stp d8,d9,[sp,#-16]! // ABI spec says so
  980. stp d10,d11,[sp,#-16]!
  981. stp d12,d13,[sp,#-16]!
  982. stp d14,d15,[sp,#-16]!
  983. mov x17, x2 // reassign
  984. mov x2, x3 // reassign
  985. ld1 {v6.16b}, [x4] // load ivec
  986. bl _vpaes_decrypt_preheat
  987. tst x17, #16
  988. b.eq .Lcbc_dec_loop2x
  989. ld1 {v7.16b}, [x0], #16 // load input
  990. bl _vpaes_decrypt_core
  991. eor v0.16b, v0.16b, v6.16b // xor with ivec
  992. orr v6.16b, v7.16b, v7.16b // next ivec value
  993. st1 {v0.16b}, [x1], #16
  994. subs x17, x17, #16
  995. b.ls .Lcbc_dec_done
  996. .align 4
  997. .Lcbc_dec_loop2x:
  998. ld1 {v14.16b,v15.16b}, [x0], #32
  999. bl _vpaes_decrypt_2x
  1000. eor v0.16b, v0.16b, v6.16b // xor with ivec
  1001. eor v1.16b, v1.16b, v14.16b
  1002. orr v6.16b, v15.16b, v15.16b
  1003. st1 {v0.16b,v1.16b}, [x1], #32
  1004. subs x17, x17, #32
  1005. b.hi .Lcbc_dec_loop2x
  1006. .Lcbc_dec_done:
  1007. st1 {v6.16b}, [x4]
  1008. ldp d14,d15,[sp],#16
  1009. ldp d12,d13,[sp],#16
  1010. ldp d10,d11,[sp],#16
  1011. ldp d8,d9,[sp],#16
  1012. ldp x29,x30,[sp],#16
  1013. .inst 0xd50323bf // autiasp
  1014. ret
  1015. .size vpaes_cbc_decrypt,.-vpaes_cbc_decrypt
  1016. .globl vpaes_ecb_encrypt
  1017. .type vpaes_ecb_encrypt,%function
  1018. .align 4
  1019. vpaes_ecb_encrypt:
  1020. .inst 0xd503233f // paciasp
  1021. stp x29,x30,[sp,#-16]!
  1022. add x29,sp,#0
  1023. stp d8,d9,[sp,#-16]! // ABI spec says so
  1024. stp d10,d11,[sp,#-16]!
  1025. stp d12,d13,[sp,#-16]!
  1026. stp d14,d15,[sp,#-16]!
  1027. mov x17, x2
  1028. mov x2, x3
  1029. bl _vpaes_encrypt_preheat
  1030. tst x17, #16
  1031. b.eq .Lecb_enc_loop
  1032. ld1 {v7.16b}, [x0],#16
  1033. bl _vpaes_encrypt_core
  1034. st1 {v0.16b}, [x1],#16
  1035. subs x17, x17, #16
  1036. b.ls .Lecb_enc_done
  1037. .align 4
  1038. .Lecb_enc_loop:
  1039. ld1 {v14.16b,v15.16b}, [x0], #32
  1040. bl _vpaes_encrypt_2x
  1041. st1 {v0.16b,v1.16b}, [x1], #32
  1042. subs x17, x17, #32
  1043. b.hi .Lecb_enc_loop
  1044. .Lecb_enc_done:
  1045. ldp d14,d15,[sp],#16
  1046. ldp d12,d13,[sp],#16
  1047. ldp d10,d11,[sp],#16
  1048. ldp d8,d9,[sp],#16
  1049. ldp x29,x30,[sp],#16
  1050. .inst 0xd50323bf // autiasp
  1051. ret
  1052. .size vpaes_ecb_encrypt,.-vpaes_ecb_encrypt
  1053. .globl vpaes_ecb_decrypt
  1054. .type vpaes_ecb_decrypt,%function
  1055. .align 4
  1056. vpaes_ecb_decrypt:
  1057. .inst 0xd503233f // paciasp
  1058. stp x29,x30,[sp,#-16]!
  1059. add x29,sp,#0
  1060. stp d8,d9,[sp,#-16]! // ABI spec says so
  1061. stp d10,d11,[sp,#-16]!
  1062. stp d12,d13,[sp,#-16]!
  1063. stp d14,d15,[sp,#-16]!
  1064. mov x17, x2
  1065. mov x2, x3
  1066. bl _vpaes_decrypt_preheat
  1067. tst x17, #16
  1068. b.eq .Lecb_dec_loop
  1069. ld1 {v7.16b}, [x0],#16
  1070. bl _vpaes_encrypt_core
  1071. st1 {v0.16b}, [x1],#16
  1072. subs x17, x17, #16
  1073. b.ls .Lecb_dec_done
  1074. .align 4
  1075. .Lecb_dec_loop:
  1076. ld1 {v14.16b,v15.16b}, [x0], #32
  1077. bl _vpaes_decrypt_2x
  1078. st1 {v0.16b,v1.16b}, [x1], #32
  1079. subs x17, x17, #32
  1080. b.hi .Lecb_dec_loop
  1081. .Lecb_dec_done:
  1082. ldp d14,d15,[sp],#16
  1083. ldp d12,d13,[sp],#16
  1084. ldp d10,d11,[sp],#16
  1085. ldp d8,d9,[sp],#16
  1086. ldp x29,x30,[sp],#16
  1087. .inst 0xd50323bf // autiasp
  1088. ret
  1089. .size vpaes_ecb_decrypt,.-vpaes_ecb_decrypt