sigcontext_arm64.h 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334
  1. /* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
  2. /*
  3. * Copyright (C) 2012 ARM Ltd.
  4. *
  5. * This program is free software; you can redistribute it and/or modify
  6. * it under the terms of the GNU General Public License version 2 as
  7. * published by the Free Software Foundation.
  8. *
  9. * This program is distributed in the hope that it will be useful,
  10. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  11. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  12. * GNU General Public License for more details.
  13. *
  14. * You should have received a copy of the GNU General Public License
  15. * along with this program. If not, see <http://www.gnu.org/licenses/>.
  16. */
  17. #ifndef __ASM_SIGCONTEXT_H
  18. #define __ASM_SIGCONTEXT_H
  19. #ifndef __ASSEMBLY__
  20. #include <linux/types.h>
  21. /*
  22. * Signal context structure - contains all info to do with the state
  23. * before the signal handler was invoked.
  24. */
  25. struct sigcontext {
  26. __u64 fault_address;
  27. /* AArch64 registers */
  28. __u64 regs[31];
  29. __u64 sp;
  30. __u64 pc;
  31. __u64 pstate;
  32. /* 4K reserved for FP/SIMD state and future expansion */
  33. __u8 __reserved[4096] __attribute__((__aligned__(16)));
  34. };
  35. /*
  36. * Allocation of __reserved[]:
  37. * (Note: records do not necessarily occur in the order shown here.)
  38. *
  39. * size description
  40. *
  41. * 0x210 fpsimd_context
  42. * 0x10 esr_context
  43. * 0x8a0 sve_context (vl <= 64) (optional)
  44. * 0x20 extra_context (optional)
  45. * 0x10 terminator (null _aarch64_ctx)
  46. *
  47. * 0x510 (reserved for future allocation)
  48. *
  49. * New records that can exceed this space need to be opt-in for userspace, so
  50. * that an expanded signal frame is not generated unexpectedly. The mechanism
  51. * for opting in will depend on the extension that generates each new record.
  52. * The above table documents the maximum set and sizes of records than can be
  53. * generated when userspace does not opt in for any such extension.
  54. */
  55. /*
  56. * Header to be used at the beginning of structures extending the user
  57. * context. Such structures must be placed after the rt_sigframe on the stack
  58. * and be 16-byte aligned. The last structure must be a dummy one with the
  59. * magic and size set to 0.
  60. *
  61. * Note that the values allocated for use as magic should be chosen to
  62. * be meaningful in ASCII to aid manual parsing, ZA doesn't follow this
  63. * convention due to oversight but it should be observed for future additions.
  64. */
  65. struct _aarch64_ctx {
  66. __u32 magic;
  67. __u32 size;
  68. };
  69. #define FPSIMD_MAGIC 0x46508001
  70. struct fpsimd_context {
  71. struct _aarch64_ctx head;
  72. __u32 fpsr;
  73. __u32 fpcr;
  74. __uint128_t vregs[32];
  75. };
  76. /*
  77. * Note: similarly to all other integer fields, each V-register is stored in an
  78. * endianness-dependent format, with the byte at offset i from the start of the
  79. * in-memory representation of the register value containing
  80. *
  81. * bits [(7 + 8 * i) : (8 * i)] of the register on little-endian hosts; or
  82. * bits [(127 - 8 * i) : (120 - 8 * i)] on big-endian hosts.
  83. */
  84. /* ESR_EL1 context */
  85. #define ESR_MAGIC 0x45535201
  86. struct esr_context {
  87. struct _aarch64_ctx head;
  88. __u64 esr;
  89. };
  90. /*
  91. * extra_context: describes extra space in the signal frame for
  92. * additional structures that don't fit in sigcontext.__reserved[].
  93. *
  94. * Note:
  95. *
  96. * 1) fpsimd_context, esr_context and extra_context must be placed in
  97. * sigcontext.__reserved[] if present. They cannot be placed in the
  98. * extra space. Any other record can be placed either in the extra
  99. * space or in sigcontext.__reserved[], unless otherwise specified in
  100. * this file.
  101. *
  102. * 2) There must not be more than one extra_context.
  103. *
  104. * 3) If extra_context is present, it must be followed immediately in
  105. * sigcontext.__reserved[] by the terminating null _aarch64_ctx.
  106. *
  107. * 4) The extra space to which datap points must start at the first
  108. * 16-byte aligned address immediately after the terminating null
  109. * _aarch64_ctx that follows the extra_context structure in
  110. * __reserved[]. The extra space may overrun the end of __reserved[],
  111. * as indicated by a sufficiently large value for the size field.
  112. *
  113. * 5) The extra space must itself be terminated with a null
  114. * _aarch64_ctx.
  115. */
  116. #define EXTRA_MAGIC 0x45585401
  117. struct extra_context {
  118. struct _aarch64_ctx head;
  119. __u64 datap; /* 16-byte aligned pointer to extra space cast to __u64 */
  120. __u32 size; /* size in bytes of the extra space */
  121. __u32 __reserved[3];
  122. };
  123. #define SVE_MAGIC 0x53564501
  124. struct sve_context {
  125. struct _aarch64_ctx head;
  126. __u16 vl;
  127. __u16 flags;
  128. __u16 __reserved[2];
  129. };
  130. #define SVE_SIG_FLAG_SM 0x1 /* Context describes streaming mode */
  131. /* TPIDR2_EL0 context */
  132. #define TPIDR2_MAGIC 0x54504902
  133. struct tpidr2_context {
  134. struct _aarch64_ctx head;
  135. __u64 tpidr2;
  136. };
  137. #define ZA_MAGIC 0x54366345
  138. struct za_context {
  139. struct _aarch64_ctx head;
  140. __u16 vl;
  141. __u16 __reserved[3];
  142. };
  143. #define ZT_MAGIC 0x5a544e01
  144. struct zt_context {
  145. struct _aarch64_ctx head;
  146. __u16 nregs;
  147. __u16 __reserved[3];
  148. };
  149. #endif /* !__ASSEMBLY__ */
  150. #include <asm/sve_context.h>
  151. /*
  152. * The SVE architecture leaves space for future expansion of the
  153. * vector length beyond its initial architectural limit of 2048 bits
  154. * (16 quadwords).
  155. *
  156. * See linux/Documentation/arch/arm64/sve.rst for a description of the VL/VQ
  157. * terminology.
  158. */
  159. #define SVE_VQ_BYTES __SVE_VQ_BYTES /* bytes per quadword */
  160. #define SVE_VQ_MIN __SVE_VQ_MIN
  161. #define SVE_VQ_MAX __SVE_VQ_MAX
  162. #define SVE_VL_MIN __SVE_VL_MIN
  163. #define SVE_VL_MAX __SVE_VL_MAX
  164. #define SVE_NUM_ZREGS __SVE_NUM_ZREGS
  165. #define SVE_NUM_PREGS __SVE_NUM_PREGS
  166. #define sve_vl_valid(vl) __sve_vl_valid(vl)
  167. #define sve_vq_from_vl(vl) __sve_vq_from_vl(vl)
  168. #define sve_vl_from_vq(vq) __sve_vl_from_vq(vq)
  169. /*
  170. * If the SVE registers are currently live for the thread at signal delivery,
  171. * sve_context.head.size >=
  172. * SVE_SIG_CONTEXT_SIZE(sve_vq_from_vl(sve_context.vl))
  173. * and the register data may be accessed using the SVE_SIG_*() macros.
  174. *
  175. * If sve_context.head.size <
  176. * SVE_SIG_CONTEXT_SIZE(sve_vq_from_vl(sve_context.vl)),
  177. * the SVE registers were not live for the thread and no register data
  178. * is included: in this case, the SVE_SIG_*() macros should not be
  179. * used except for this check.
  180. *
  181. * The same convention applies when returning from a signal: a caller
  182. * will need to remove or resize the sve_context block if it wants to
  183. * make the SVE registers live when they were previously non-live or
  184. * vice-versa. This may require the caller to allocate fresh
  185. * memory and/or move other context blocks in the signal frame.
  186. *
  187. * Changing the vector length during signal return is not permitted:
  188. * sve_context.vl must equal the thread's current vector length when
  189. * doing a sigreturn.
  190. *
  191. * On systems with support for SME the SVE register state may reflect either
  192. * streaming or non-streaming mode. In streaming mode the streaming mode
  193. * vector length will be used and the flag SVE_SIG_FLAG_SM will be set in
  194. * the flags field. It is permitted to enter or leave streaming mode in
  195. * a signal return, applications should take care to ensure that any difference
  196. * in vector length between the two modes is handled, including any resizing
  197. * and movement of context blocks.
  198. *
  199. * Note: for all these macros, the "vq" argument denotes the vector length
  200. * in quadwords (i.e., units of 128 bits).
  201. *
  202. * The correct way to obtain vq is to use sve_vq_from_vl(vl). The
  203. * result is valid if and only if sve_vl_valid(vl) is true. This is
  204. * guaranteed for a struct sve_context written by the kernel.
  205. *
  206. *
  207. * Additional macros describe the contents and layout of the payload.
  208. * For each, SVE_SIG_x_OFFSET(args) is the start offset relative to
  209. * the start of struct sve_context, and SVE_SIG_x_SIZE(args) is the
  210. * size in bytes:
  211. *
  212. * x type description
  213. * - ---- -----------
  214. * REGS the entire SVE context
  215. *
  216. * ZREGS __uint128_t[SVE_NUM_ZREGS][vq] all Z-registers
  217. * ZREG __uint128_t[vq] individual Z-register Zn
  218. *
  219. * PREGS uint16_t[SVE_NUM_PREGS][vq] all P-registers
  220. * PREG uint16_t[vq] individual P-register Pn
  221. *
  222. * FFR uint16_t[vq] first-fault status register
  223. *
  224. * Additional data might be appended in the future.
  225. *
  226. * Unlike vregs[] in fpsimd_context, each SVE scalable register (Z-, P- or FFR)
  227. * is encoded in memory in an endianness-invariant format, with the byte at
  228. * offset i from the start of the in-memory representation containing bits
  229. * [(7 + 8 * i) : (8 * i)] of the register value.
  230. */
  231. #define SVE_SIG_ZREG_SIZE(vq) __SVE_ZREG_SIZE(vq)
  232. #define SVE_SIG_PREG_SIZE(vq) __SVE_PREG_SIZE(vq)
  233. #define SVE_SIG_FFR_SIZE(vq) __SVE_FFR_SIZE(vq)
  234. #define SVE_SIG_REGS_OFFSET \
  235. ((sizeof(struct sve_context) + (__SVE_VQ_BYTES - 1)) \
  236. / __SVE_VQ_BYTES * __SVE_VQ_BYTES)
  237. #define SVE_SIG_ZREGS_OFFSET \
  238. (SVE_SIG_REGS_OFFSET + __SVE_ZREGS_OFFSET)
  239. #define SVE_SIG_ZREG_OFFSET(vq, n) \
  240. (SVE_SIG_REGS_OFFSET + __SVE_ZREG_OFFSET(vq, n))
  241. #define SVE_SIG_ZREGS_SIZE(vq) __SVE_ZREGS_SIZE(vq)
  242. #define SVE_SIG_PREGS_OFFSET(vq) \
  243. (SVE_SIG_REGS_OFFSET + __SVE_PREGS_OFFSET(vq))
  244. #define SVE_SIG_PREG_OFFSET(vq, n) \
  245. (SVE_SIG_REGS_OFFSET + __SVE_PREG_OFFSET(vq, n))
  246. #define SVE_SIG_PREGS_SIZE(vq) __SVE_PREGS_SIZE(vq)
  247. #define SVE_SIG_FFR_OFFSET(vq) \
  248. (SVE_SIG_REGS_OFFSET + __SVE_FFR_OFFSET(vq))
  249. #define SVE_SIG_REGS_SIZE(vq) \
  250. (__SVE_FFR_OFFSET(vq) + __SVE_FFR_SIZE(vq))
  251. #define SVE_SIG_CONTEXT_SIZE(vq) \
  252. (SVE_SIG_REGS_OFFSET + SVE_SIG_REGS_SIZE(vq))
  253. /*
  254. * If the ZA register is enabled for the thread at signal delivery then,
  255. * za_context.head.size >= ZA_SIG_CONTEXT_SIZE(sve_vq_from_vl(za_context.vl))
  256. * and the register data may be accessed using the ZA_SIG_*() macros.
  257. *
  258. * If za_context.head.size < ZA_SIG_CONTEXT_SIZE(sve_vq_from_vl(za_context.vl))
  259. * then ZA was not enabled and no register data was included in which case
  260. * ZA register was not enabled for the thread and no register data
  261. * the ZA_SIG_*() macros should not be used except for this check.
  262. *
  263. * The same convention applies when returning from a signal: a caller
  264. * will need to remove or resize the za_context block if it wants to
  265. * enable the ZA register when it was previously non-live or vice-versa.
  266. * This may require the caller to allocate fresh memory and/or move other
  267. * context blocks in the signal frame.
  268. *
  269. * Changing the vector length during signal return is not permitted:
  270. * za_context.vl must equal the thread's current SME vector length when
  271. * doing a sigreturn.
  272. */
  273. #define ZA_SIG_REGS_OFFSET \
  274. ((sizeof(struct za_context) + (__SVE_VQ_BYTES - 1)) \
  275. / __SVE_VQ_BYTES * __SVE_VQ_BYTES)
  276. #define ZA_SIG_REGS_SIZE(vq) ((vq * __SVE_VQ_BYTES) * (vq * __SVE_VQ_BYTES))
  277. #define ZA_SIG_ZAV_OFFSET(vq, n) (ZA_SIG_REGS_OFFSET + \
  278. (SVE_SIG_ZREG_SIZE(vq) * n))
  279. #define ZA_SIG_CONTEXT_SIZE(vq) \
  280. (ZA_SIG_REGS_OFFSET + ZA_SIG_REGS_SIZE(vq))
  281. #define ZT_SIG_REG_SIZE 512
  282. #define ZT_SIG_REG_BYTES (ZT_SIG_REG_SIZE / 8)
  283. #define ZT_SIG_REGS_OFFSET sizeof(struct zt_context)
  284. #define ZT_SIG_REGS_SIZE(n) (ZT_SIG_REG_BYTES * n)
  285. #define ZT_SIG_CONTEXT_SIZE(n) \
  286. (sizeof(struct zt_context) + ZT_SIG_REGS_SIZE(n))
  287. #endif /* __ASM_SIGCONTEXT_H */