mii.h 9.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183
  1. /* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
  2. /*
  3. * linux/mii.h: definitions for MII-compatible transceivers
  4. * Originally drivers/net/sunhme.h.
  5. *
  6. * Copyright (C) 1996, 1999, 2001 David S. Miller (davem@redhat.com)
  7. */
  8. #ifndef __LINUX_MII_H__
  9. #define __LINUX_MII_H__
  10. #include <linux/types.h>
  11. #include <linux/ethtool.h>
  12. /* Generic MII registers. */
  13. #define MII_BMCR 0x00 /* Basic mode control register */
  14. #define MII_BMSR 0x01 /* Basic mode status register */
  15. #define MII_PHYSID1 0x02 /* PHYS ID 1 */
  16. #define MII_PHYSID2 0x03 /* PHYS ID 2 */
  17. #define MII_ADVERTISE 0x04 /* Advertisement control reg */
  18. #define MII_LPA 0x05 /* Link partner ability reg */
  19. #define MII_EXPANSION 0x06 /* Expansion register */
  20. #define MII_CTRL1000 0x09 /* 1000BASE-T control */
  21. #define MII_STAT1000 0x0a /* 1000BASE-T status */
  22. #define MII_MMD_CTRL 0x0d /* MMD Access Control Register */
  23. #define MII_MMD_DATA 0x0e /* MMD Access Data Register */
  24. #define MII_ESTATUS 0x0f /* Extended Status */
  25. #define MII_DCOUNTER 0x12 /* Disconnect counter */
  26. #define MII_FCSCOUNTER 0x13 /* False carrier counter */
  27. #define MII_NWAYTEST 0x14 /* N-way auto-neg test reg */
  28. #define MII_RERRCOUNTER 0x15 /* Receive error counter */
  29. #define MII_SREVISION 0x16 /* Silicon revision */
  30. #define MII_RESV1 0x17 /* Reserved... */
  31. #define MII_LBRERROR 0x18 /* Lpback, rx, bypass error */
  32. #define MII_PHYADDR 0x19 /* PHY address */
  33. #define MII_RESV2 0x1a /* Reserved... */
  34. #define MII_TPISTATUS 0x1b /* TPI status for 10mbps */
  35. #define MII_NCONFIG 0x1c /* Network interface config */
  36. /* Basic mode control register. */
  37. #define BMCR_RESV 0x003f /* Unused... */
  38. #define BMCR_SPEED1000 0x0040 /* MSB of Speed (1000) */
  39. #define BMCR_CTST 0x0080 /* Collision test */
  40. #define BMCR_FULLDPLX 0x0100 /* Full duplex */
  41. #define BMCR_ANRESTART 0x0200 /* Auto negotiation restart */
  42. #define BMCR_ISOLATE 0x0400 /* Isolate data paths from MII */
  43. #define BMCR_PDOWN 0x0800 /* Enable low power state */
  44. #define BMCR_ANENABLE 0x1000 /* Enable auto negotiation */
  45. #define BMCR_SPEED100 0x2000 /* Select 100Mbps */
  46. #define BMCR_LOOPBACK 0x4000 /* TXD loopback bits */
  47. #define BMCR_RESET 0x8000 /* Reset to default state */
  48. #define BMCR_SPEED10 0x0000 /* Select 10Mbps */
  49. /* Basic mode status register. */
  50. #define BMSR_ERCAP 0x0001 /* Ext-reg capability */
  51. #define BMSR_JCD 0x0002 /* Jabber detected */
  52. #define BMSR_LSTATUS 0x0004 /* Link status */
  53. #define BMSR_ANEGCAPABLE 0x0008 /* Able to do auto-negotiation */
  54. #define BMSR_RFAULT 0x0010 /* Remote fault detected */
  55. #define BMSR_ANEGCOMPLETE 0x0020 /* Auto-negotiation complete */
  56. #define BMSR_RESV 0x00c0 /* Unused... */
  57. #define BMSR_ESTATEN 0x0100 /* Extended Status in R15 */
  58. #define BMSR_100HALF2 0x0200 /* Can do 100BASE-T2 HDX */
  59. #define BMSR_100FULL2 0x0400 /* Can do 100BASE-T2 FDX */
  60. #define BMSR_10HALF 0x0800 /* Can do 10mbps, half-duplex */
  61. #define BMSR_10FULL 0x1000 /* Can do 10mbps, full-duplex */
  62. #define BMSR_100HALF 0x2000 /* Can do 100mbps, half-duplex */
  63. #define BMSR_100FULL 0x4000 /* Can do 100mbps, full-duplex */
  64. #define BMSR_100BASE4 0x8000 /* Can do 100mbps, 4k packets */
  65. /* Advertisement control register. */
  66. #define ADVERTISE_SLCT 0x001f /* Selector bits */
  67. #define ADVERTISE_CSMA 0x0001 /* Only selector supported */
  68. #define ADVERTISE_10HALF 0x0020 /* Try for 10mbps half-duplex */
  69. #define ADVERTISE_1000XFULL 0x0020 /* Try for 1000BASE-X full-duplex */
  70. #define ADVERTISE_10FULL 0x0040 /* Try for 10mbps full-duplex */
  71. #define ADVERTISE_1000XHALF 0x0040 /* Try for 1000BASE-X half-duplex */
  72. #define ADVERTISE_100HALF 0x0080 /* Try for 100mbps half-duplex */
  73. #define ADVERTISE_1000XPAUSE 0x0080 /* Try for 1000BASE-X pause */
  74. #define ADVERTISE_100FULL 0x0100 /* Try for 100mbps full-duplex */
  75. #define ADVERTISE_1000XPSE_ASYM 0x0100 /* Try for 1000BASE-X asym pause */
  76. #define ADVERTISE_100BASE4 0x0200 /* Try for 100mbps 4k packets */
  77. #define ADVERTISE_PAUSE_CAP 0x0400 /* Try for pause */
  78. #define ADVERTISE_PAUSE_ASYM 0x0800 /* Try for asymetric pause */
  79. #define ADVERTISE_RESV 0x1000 /* Unused... */
  80. #define ADVERTISE_RFAULT 0x2000 /* Say we can detect faults */
  81. #define ADVERTISE_LPACK 0x4000 /* Ack link partners response */
  82. #define ADVERTISE_NPAGE 0x8000 /* Next page bit */
  83. #define ADVERTISE_FULL (ADVERTISE_100FULL | ADVERTISE_10FULL | \
  84. ADVERTISE_CSMA)
  85. #define ADVERTISE_ALL (ADVERTISE_10HALF | ADVERTISE_10FULL | \
  86. ADVERTISE_100HALF | ADVERTISE_100FULL)
  87. /* Link partner ability register. */
  88. #define LPA_SLCT 0x001f /* Same as advertise selector */
  89. #define LPA_10HALF 0x0020 /* Can do 10mbps half-duplex */
  90. #define LPA_1000XFULL 0x0020 /* Can do 1000BASE-X full-duplex */
  91. #define LPA_10FULL 0x0040 /* Can do 10mbps full-duplex */
  92. #define LPA_1000XHALF 0x0040 /* Can do 1000BASE-X half-duplex */
  93. #define LPA_100HALF 0x0080 /* Can do 100mbps half-duplex */
  94. #define LPA_1000XPAUSE 0x0080 /* Can do 1000BASE-X pause */
  95. #define LPA_100FULL 0x0100 /* Can do 100mbps full-duplex */
  96. #define LPA_1000XPAUSE_ASYM 0x0100 /* Can do 1000BASE-X pause asym*/
  97. #define LPA_100BASE4 0x0200 /* Can do 100mbps 4k packets */
  98. #define LPA_PAUSE_CAP 0x0400 /* Can pause */
  99. #define LPA_PAUSE_ASYM 0x0800 /* Can pause asymetrically */
  100. #define LPA_RESV 0x1000 /* Unused... */
  101. #define LPA_RFAULT 0x2000 /* Link partner faulted */
  102. #define LPA_LPACK 0x4000 /* Link partner acked us */
  103. #define LPA_NPAGE 0x8000 /* Next page bit */
  104. #define LPA_DUPLEX (LPA_10FULL | LPA_100FULL)
  105. #define LPA_100 (LPA_100FULL | LPA_100HALF | LPA_100BASE4)
  106. /* Expansion register for auto-negotiation. */
  107. #define EXPANSION_NWAY 0x0001 /* Can do N-way auto-nego */
  108. #define EXPANSION_LCWP 0x0002 /* Got new RX page code word */
  109. #define EXPANSION_ENABLENPAGE 0x0004 /* This enables npage words */
  110. #define EXPANSION_NPCAPABLE 0x0008 /* Link partner supports npage */
  111. #define EXPANSION_MFAULTS 0x0010 /* Multiple faults detected */
  112. #define EXPANSION_RESV 0xffe0 /* Unused... */
  113. #define ESTATUS_1000_XFULL 0x8000 /* Can do 1000BaseX Full */
  114. #define ESTATUS_1000_XHALF 0x4000 /* Can do 1000BaseX Half */
  115. #define ESTATUS_1000_TFULL 0x2000 /* Can do 1000BT Full */
  116. #define ESTATUS_1000_THALF 0x1000 /* Can do 1000BT Half */
  117. /* N-way test register. */
  118. #define NWAYTEST_RESV1 0x00ff /* Unused... */
  119. #define NWAYTEST_LOOPBACK 0x0100 /* Enable loopback for N-way */
  120. #define NWAYTEST_RESV2 0xfe00 /* Unused... */
  121. /* MAC and PHY tx_config_Reg[15:0] for SGMII in-band auto-negotiation.*/
  122. #define ADVERTISE_SGMII 0x0001 /* MAC can do SGMII */
  123. #define LPA_SGMII 0x0001 /* PHY can do SGMII */
  124. #define LPA_SGMII_SPD_MASK 0x0c00 /* SGMII speed mask */
  125. #define LPA_SGMII_FULL_DUPLEX 0x1000 /* SGMII full duplex */
  126. #define LPA_SGMII_DPX_SPD_MASK 0x1C00 /* SGMII duplex and speed bits */
  127. #define LPA_SGMII_10 0x0000 /* 10Mbps */
  128. #define LPA_SGMII_10HALF 0x0000 /* Can do 10mbps half-duplex */
  129. #define LPA_SGMII_10FULL 0x1000 /* Can do 10mbps full-duplex */
  130. #define LPA_SGMII_100 0x0400 /* 100Mbps */
  131. #define LPA_SGMII_100HALF 0x0400 /* Can do 100mbps half-duplex */
  132. #define LPA_SGMII_100FULL 0x1400 /* Can do 100mbps full-duplex */
  133. #define LPA_SGMII_1000 0x0800 /* 1000Mbps */
  134. #define LPA_SGMII_1000HALF 0x0800 /* Can do 1000mbps half-duplex */
  135. #define LPA_SGMII_1000FULL 0x1800 /* Can do 1000mbps full-duplex */
  136. #define LPA_SGMII_LINK 0x8000 /* PHY link with copper-side partner */
  137. /* 1000BASE-T Control register */
  138. #define ADVERTISE_1000FULL 0x0200 /* Advertise 1000BASE-T full duplex */
  139. #define ADVERTISE_1000HALF 0x0100 /* Advertise 1000BASE-T half duplex */
  140. #define CTL1000_AS_MASTER 0x0800
  141. #define CTL1000_ENABLE_MASTER 0x1000
  142. /* 1000BASE-T Status register */
  143. #define LPA_1000MSFAIL 0x8000 /* Master/Slave resolution failure */
  144. #define LPA_1000LOCALRXOK 0x2000 /* Link partner local receiver status */
  145. #define LPA_1000REMRXOK 0x1000 /* Link partner remote receiver status */
  146. #define LPA_1000FULL 0x0800 /* Link partner 1000BASE-T full duplex */
  147. #define LPA_1000HALF 0x0400 /* Link partner 1000BASE-T half duplex */
  148. /* Flow control flags */
  149. #define FLOW_CTRL_TX 0x01
  150. #define FLOW_CTRL_RX 0x02
  151. /* MMD Access Control register fields */
  152. #define MII_MMD_CTRL_DEVAD_MASK 0x1f /* Mask MMD DEVAD*/
  153. #define MII_MMD_CTRL_ADDR 0x0000 /* Address */
  154. #define MII_MMD_CTRL_NOINCR 0x4000 /* no post increment */
  155. #define MII_MMD_CTRL_INCR_RDWT 0x8000 /* post increment on reads & writes */
  156. #define MII_MMD_CTRL_INCR_ON_WT 0xC000 /* post increment on writes only */
  157. /* This structure is used in all SIOCxMIIxxx ioctl calls */
  158. struct mii_ioctl_data {
  159. __u16 phy_id;
  160. __u16 reg_num;
  161. __u16 val_in;
  162. __u16 val_out;
  163. };
  164. #endif /* __LINUX_MII_H__ */