123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292 |
- ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
- ; Copyright(c) 2011-2015 Intel Corporation All rights reserved.
- ;
- ; Redistribution and use in source and binary forms, with or without
- ; modification, are permitted provided that the following conditions
- ; are met:
- ; * Redistributions of source code must retain the above copyright
- ; notice, this list of conditions and the following disclaimer.
- ; * Redistributions in binary form must reproduce the above copyright
- ; notice, this list of conditions and the following disclaimer in
- ; the documentation and/or other materials provided with the
- ; distribution.
- ; * Neither the name of Intel Corporation nor the names of its
- ; contributors may be used to endorse or promote products derived
- ; from this software without specific prior written permission.
- ;
- ; THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
- ; "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
- ; LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
- ; A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
- ; OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
- ; SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
- ; LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
- ; DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
- ; THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
- ; (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
- ; OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
- ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
- ;;;
- ;;; gf_3vect_mad_avx(len, vec, vec_i, mul_array, src, dest);
- ;;;
- %include "reg_sizes.asm"
- %define PS 8
- %ifidn __OUTPUT_FORMAT__, win64
- %define arg0 rcx
- %define arg0.w ecx
- %define arg1 rdx
- %define arg2 r8
- %define arg3 r9
- %define arg4 r12
- %define arg5 r15
- %define tmp r11
- %define return rax
- %define return.w eax
- %define stack_size 16*10 + 3*8
- %define arg(x) [rsp + stack_size + PS + PS*x]
- %define func(x) proc_frame x
- %macro FUNC_SAVE 0
- sub rsp, stack_size
- vmovdqa [rsp+16*0],xmm6
- vmovdqa [rsp+16*1],xmm7
- vmovdqa [rsp+16*2],xmm8
- vmovdqa [rsp+16*3],xmm9
- vmovdqa [rsp+16*4],xmm10
- vmovdqa [rsp+16*5],xmm11
- vmovdqa [rsp+16*6],xmm12
- vmovdqa [rsp+16*7],xmm13
- vmovdqa [rsp+16*8],xmm14
- vmovdqa [rsp+16*9],xmm15
- save_reg r12, 10*16 + 0*8
- save_reg r15, 10*16 + 1*8
- end_prolog
- mov arg4, arg(4)
- mov arg5, arg(5)
- %endmacro
- %macro FUNC_RESTORE 0
- vmovdqa xmm6, [rsp+16*0]
- vmovdqa xmm7, [rsp+16*1]
- vmovdqa xmm8, [rsp+16*2]
- vmovdqa xmm9, [rsp+16*3]
- vmovdqa xmm10, [rsp+16*4]
- vmovdqa xmm11, [rsp+16*5]
- vmovdqa xmm12, [rsp+16*6]
- vmovdqa xmm13, [rsp+16*7]
- vmovdqa xmm14, [rsp+16*8]
- vmovdqa xmm15, [rsp+16*9]
- mov r12, [rsp + 10*16 + 0*8]
- mov r15, [rsp + 10*16 + 1*8]
- add rsp, stack_size
- %endmacro
- %elifidn __OUTPUT_FORMAT__, elf64
- %define arg0 rdi
- %define arg0.w edi
- %define arg1 rsi
- %define arg2 rdx
- %define arg3 rcx
- %define arg4 r8
- %define arg5 r9
- %define tmp r11
- %define return rax
- %define return.w eax
- %define func(x) x:
- %define FUNC_SAVE
- %define FUNC_RESTORE
- %endif
- ;;; gf_3vect_mad_avx(len, vec, vec_i, mul_array, src, dest)
- %define len arg0
- %define len.w arg0.w
- %define vec arg1
- %define vec_i arg2
- %define mul_array arg3
- %define src arg4
- %define dest1 arg5
- %define pos return
- %define pos.w return.w
- %define dest2 mul_array
- %define dest3 vec_i
- %ifndef EC_ALIGNED_ADDR
- ;;; Use Un-aligned load/store
- %define XLDR vmovdqu
- %define XSTR vmovdqu
- %else
- ;;; Use Non-temporal load/stor
- %ifdef NO_NT_LDST
- %define XLDR vmovdqa
- %define XSTR vmovdqa
- %else
- %define XLDR vmovntdqa
- %define XSTR vmovntdq
- %endif
- %endif
- default rel
- [bits 64]
- section .text
- %define xmask0f xmm15
- %define xgft1_lo xmm14
- %define xgft1_hi xmm13
- %define xgft2_lo xmm12
- %define xgft2_hi xmm11
- %define xgft3_lo xmm10
- %define xgft3_hi xmm9
- %define x0 xmm0
- %define xtmpa xmm1
- %define xtmph1 xmm2
- %define xtmpl1 xmm3
- %define xtmph2 xmm4
- %define xtmpl2 xmm5
- %define xtmph3 xmm6
- %define xtmpl3 xmm7
- %define xd1 xmm8
- %define xd2 xtmpl1
- %define xd3 xtmph1
- align 16
- global gf_3vect_mad_avx:ISAL_SYM_TYPE_FUNCTION
- func(gf_3vect_mad_avx)
- %ifidn __OUTPUT_FORMAT__, macho64
- global _gf_3vect_mad_avx:ISAL_SYM_TYPE_FUNCTION
- func(_gf_3vect_mad_avx)
- %endif
- FUNC_SAVE
- sub len, 16
- jl .return_fail
- xor pos, pos
- vmovdqa xmask0f, [mask0f] ;Load mask of lower nibble in each byte
- sal vec_i, 5 ;Multiply by 32
- sal vec, 5
- lea tmp, [mul_array + vec_i]
- vmovdqu xgft1_lo, [tmp] ;Load array Ax{00}, Ax{01}, Ax{02}, ...
- vmovdqu xgft1_hi, [tmp+16] ; " Ax{00}, Ax{10}, Ax{20}, ... , Ax{f0}
- vmovdqu xgft2_lo, [tmp+vec] ;Load array Bx{00}, Bx{01}, Bx{02}, ...
- vmovdqu xgft2_hi, [tmp+vec+16] ; " Bx{00}, Bx{10}, Bx{20}, ... , Bx{f0}
- vmovdqu xgft3_lo, [tmp+2*vec] ;Load array Cx{00}, Cx{01}, Cx{02}, ...
- vmovdqu xgft3_hi, [tmp+2*vec+16]; " Cx{00}, Cx{10}, Cx{20}, ... , Cx{f0}
- mov dest2, [dest1+PS] ; reuse mul_array
- mov dest3, [dest1+2*PS] ; reuse vec_i
- mov dest1, [dest1]
- .loop16:
- XLDR x0, [src+pos] ;Get next source vector
- XLDR xd1, [dest1+pos] ;Get next dest vector
- vpand xtmpa, x0, xmask0f ;Mask low src nibble in bits 4-0
- vpsraw x0, x0, 4 ;Shift to put high nibble into bits 4-0
- vpand x0, x0, xmask0f ;Mask high src nibble in bits 4-0
- ; dest1
- vpshufb xtmph1, xgft1_hi, x0 ;Lookup mul table of high nibble
- vpshufb xtmpl1, xgft1_lo, xtmpa ;Lookup mul table of low nibble
- vpxor xtmph1, xtmph1, xtmpl1 ;GF add high and low partials
- vpxor xd1, xd1, xtmph1 ;xd1 += partial
- XLDR xd2, [dest2+pos] ;reuse xtmpl1. Get next dest vector
- XLDR xd3, [dest3+pos] ;reuse xtmph1. Get next dest vector
- ; dest2
- vpshufb xtmph2, xgft2_hi, x0 ;Lookup mul table of high nibble
- vpshufb xtmpl2, xgft2_lo, xtmpa ;Lookup mul table of low nibble
- vpxor xtmph2, xtmph2, xtmpl2 ;GF add high and low partials
- vpxor xd2, xd2, xtmph2 ;xd2 += partial
- ; dest3
- vpshufb xtmph3, xgft3_hi, x0 ;Lookup mul table of high nibble
- vpshufb xtmpl3, xgft3_lo, xtmpa ;Lookup mul table of low nibble
- vpxor xtmph3, xtmph3, xtmpl3 ;GF add high and low partials
- vpxor xd3, xd3, xtmph3 ;xd3 += partial
- XSTR [dest1+pos], xd1
- XSTR [dest2+pos], xd2
- XSTR [dest3+pos], xd3
- add pos, 16 ;Loop on 16 bytes at a time
- cmp pos, len
- jle .loop16
- lea tmp, [len + 16]
- cmp pos, tmp
- je .return_pass
- .lessthan16:
- ;; Tail len
- ;; Do one more overlap pass
- mov tmp, len ;Overlapped offset length-16
- XLDR x0, [src+tmp] ;Get next source vector
- XLDR xd1, [dest1+tmp] ;Get next dest vector
- XLDR xd2, [dest2+tmp] ;reuse xtmpl1. Get next dest vector
- XLDR xd3, [dest3+tmp] ;reuse xtmph1. Get next dest vector
- sub len, pos
- movdqa xtmph3, [constip16] ;Load const of i + 16
- vpinsrb xtmpl3, xtmpl3, len.w, 15
- vpshufb xtmpl3, xtmpl3, xmask0f ;Broadcast len to all bytes
- vpcmpgtb xtmpl3, xtmpl3, xtmph3
- vpand xtmpa, x0, xmask0f ;Mask low src nibble in bits 4-0
- vpsraw x0, x0, 4 ;Shift to put high nibble into bits 4-0
- vpand x0, x0, xmask0f ;Mask high src nibble in bits 4-0
- ; dest1
- vpshufb xgft1_hi, xgft1_hi, x0 ;Lookup mul table of high nibble
- vpshufb xgft1_lo, xgft1_lo, xtmpa ;Lookup mul table of low nibble
- vpxor xgft1_hi, xgft1_hi, xgft1_lo ;GF add high and low partials
- vpand xgft1_hi, xgft1_hi, xtmpl3
- vpxor xd1, xd1, xgft1_hi
- ; dest2
- vpshufb xgft2_hi, xgft2_hi, x0 ;Lookup mul table of high nibble
- vpshufb xgft2_lo, xgft2_lo, xtmpa ;Lookup mul table of low nibble
- vpxor xgft2_hi, xgft2_hi, xgft2_lo ;GF add high and low partials
- vpand xgft2_hi, xgft2_hi, xtmpl3
- vpxor xd2, xd2, xgft2_hi
- ; dest3
- vpshufb xgft3_hi, xgft3_hi, x0 ;Lookup mul table of high nibble
- vpshufb xgft3_lo, xgft3_lo, xtmpa ;Lookup mul table of low nibble
- vpxor xgft3_hi, xgft3_hi, xgft3_lo ;GF add high and low partials
- vpand xgft3_hi, xgft3_hi, xtmpl3
- vpxor xd3, xd3, xgft3_hi
- XSTR [dest1+tmp], xd1
- XSTR [dest2+tmp], xd2
- XSTR [dest3+tmp], xd3
- .return_pass:
- mov return, 0
- FUNC_RESTORE
- ret
- .return_fail:
- mov return, 1
- FUNC_RESTORE
- ret
- endproc_frame
- section .data
- align 16
- mask0f: dq 0x0f0f0f0f0f0f0f0f, 0x0f0f0f0f0f0f0f0f
- constip16:
- dq 0xf8f9fafbfcfdfeff, 0xf0f1f2f3f4f5f6f7
- ;;; func core, ver, snum
- slversion gf_3vect_mad_avx, 02, 01, 0207
|