AArch64MCTargetDesc.h 2.8 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182
  1. //===-- AArch64MCTargetDesc.h - AArch64 Target Descriptions -----*- C++ -*-===//
  2. //
  3. // Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
  4. // See https://llvm.org/LICENSE.txt for license information.
  5. // SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
  6. //
  7. //===----------------------------------------------------------------------===//
  8. //
  9. // This file provides AArch64 specific target descriptions.
  10. //
  11. //===----------------------------------------------------------------------===//
  12. #ifndef LLVM_LIB_TARGET_AARCH64_MCTARGETDESC_AARCH64MCTARGETDESC_H
  13. #define LLVM_LIB_TARGET_AARCH64_MCTARGETDESC_AARCH64MCTARGETDESC_H
  14. #include "llvm/Support/DataTypes.h"
  15. #include <memory>
  16. namespace llvm {
  17. class formatted_raw_ostream;
  18. class MCAsmBackend;
  19. class MCCodeEmitter;
  20. class MCContext;
  21. class MCInstrInfo;
  22. class MCInstPrinter;
  23. class MCRegisterInfo;
  24. class MCObjectTargetWriter;
  25. class MCStreamer;
  26. class MCSubtargetInfo;
  27. class MCTargetOptions;
  28. class MCTargetStreamer;
  29. class Target;
  30. MCCodeEmitter *createAArch64MCCodeEmitter(const MCInstrInfo &MCII,
  31. const MCRegisterInfo &MRI,
  32. MCContext &Ctx);
  33. MCAsmBackend *createAArch64leAsmBackend(const Target &T,
  34. const MCSubtargetInfo &STI,
  35. const MCRegisterInfo &MRI,
  36. const MCTargetOptions &Options);
  37. MCAsmBackend *createAArch64beAsmBackend(const Target &T,
  38. const MCSubtargetInfo &STI,
  39. const MCRegisterInfo &MRI,
  40. const MCTargetOptions &Options);
  41. std::unique_ptr<MCObjectTargetWriter>
  42. createAArch64ELFObjectWriter(uint8_t OSABI, bool IsILP32);
  43. std::unique_ptr<MCObjectTargetWriter>
  44. createAArch64MachObjectWriter(uint32_t CPUType, uint32_t CPUSubtype,
  45. bool IsILP32);
  46. std::unique_ptr<MCObjectTargetWriter> createAArch64WinCOFFObjectWriter();
  47. MCTargetStreamer *createAArch64AsmTargetStreamer(MCStreamer &S,
  48. formatted_raw_ostream &OS,
  49. MCInstPrinter *InstPrint,
  50. bool isVerboseAsm);
  51. namespace AArch64_MC {
  52. void initLLVMToCVRegMapping(MCRegisterInfo *MRI);
  53. }
  54. } // End llvm namespace
  55. // Defines symbolic names for AArch64 registers. This defines a mapping from
  56. // register name to register number.
  57. //
  58. #define GET_REGINFO_ENUM
  59. #include "AArch64GenRegisterInfo.inc"
  60. // Defines symbolic names for the AArch64 instructions.
  61. //
  62. #define GET_INSTRINFO_ENUM
  63. #define GET_INSTRINFO_MC_HELPER_DECLS
  64. #include "AArch64GenInstrInfo.inc"
  65. #define GET_SUBTARGETINFO_ENUM
  66. #include "AArch64GenSubtargetInfo.inc"
  67. #endif