cpu.c 14 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311
  1. /*
  2. * This file is part of FFmpeg.
  3. *
  4. * FFmpeg is free software; you can redistribute it and/or
  5. * modify it under the terms of the GNU Lesser General Public
  6. * License as published by the Free Software Foundation; either
  7. * version 2.1 of the License, or (at your option) any later version.
  8. *
  9. * FFmpeg is distributed in the hope that it will be useful,
  10. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  11. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
  12. * Lesser General Public License for more details.
  13. *
  14. * You should have received a copy of the GNU Lesser General Public
  15. * License along with FFmpeg; if not, write to the Free Software
  16. * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA
  17. */
  18. #include "cpu.h"
  19. #include "cpu_internal.h"
  20. #include "config.h"
  21. #include "opt.h"
  22. #include "common.h"
  23. #if HAVE_SCHED_GETAFFINITY
  24. #ifndef _GNU_SOURCE
  25. # define _GNU_SOURCE
  26. #endif
  27. #include <sched.h>
  28. #endif
  29. #if HAVE_GETPROCESSAFFINITYMASK
  30. #include <windows.h>
  31. #endif
  32. #if HAVE_SYSCTL
  33. #if HAVE_SYS_PARAM_H
  34. #include <sys/param.h>
  35. #endif
  36. #include <sys/types.h>
  37. #include <sys/sysctl.h>
  38. #endif
  39. #if HAVE_SYSCONF
  40. #include <unistd.h>
  41. #endif
  42. static int flags, checked;
  43. void av_force_cpu_flags(int arg){
  44. if ( (arg & ( AV_CPU_FLAG_3DNOW |
  45. AV_CPU_FLAG_3DNOWEXT |
  46. AV_CPU_FLAG_SSE |
  47. AV_CPU_FLAG_SSE2 |
  48. AV_CPU_FLAG_SSE2SLOW |
  49. AV_CPU_FLAG_SSE3 |
  50. AV_CPU_FLAG_SSE3SLOW |
  51. AV_CPU_FLAG_SSSE3 |
  52. AV_CPU_FLAG_SSE4 |
  53. AV_CPU_FLAG_SSE42 |
  54. AV_CPU_FLAG_AVX |
  55. AV_CPU_FLAG_XOP |
  56. AV_CPU_FLAG_FMA4 |
  57. AV_CPU_FLAG_AVX2 ))
  58. && !(arg & AV_CPU_FLAG_MMX)) {
  59. av_log(NULL, AV_LOG_WARNING, "MMX implied by specified flags\n");
  60. arg |= AV_CPU_FLAG_MMX;
  61. }
  62. flags = arg;
  63. checked = arg != -1;
  64. }
  65. int av_get_cpu_flags(void)
  66. {
  67. if (checked)
  68. return flags;
  69. if (ARCH_ARM) flags = ff_get_cpu_flags_arm();
  70. if (ARCH_PPC) flags = ff_get_cpu_flags_ppc();
  71. if (ARCH_X86) flags = ff_get_cpu_flags_x86();
  72. checked = 1;
  73. return flags;
  74. }
  75. void av_set_cpu_flags_mask(int mask)
  76. {
  77. checked = 0;
  78. flags = av_get_cpu_flags() & mask;
  79. checked = 1;
  80. }
  81. int av_parse_cpu_flags(const char *s)
  82. {
  83. #define CPUFLAG_MMXEXT (AV_CPU_FLAG_MMX | AV_CPU_FLAG_MMXEXT | AV_CPU_FLAG_CMOV)
  84. #define CPUFLAG_3DNOW (AV_CPU_FLAG_3DNOW | AV_CPU_FLAG_MMX)
  85. #define CPUFLAG_3DNOWEXT (AV_CPU_FLAG_3DNOWEXT | CPUFLAG_3DNOW)
  86. #define CPUFLAG_SSE (AV_CPU_FLAG_SSE | CPUFLAG_MMXEXT)
  87. #define CPUFLAG_SSE2 (AV_CPU_FLAG_SSE2 | CPUFLAG_SSE)
  88. #define CPUFLAG_SSE2SLOW (AV_CPU_FLAG_SSE2SLOW | CPUFLAG_SSE2)
  89. #define CPUFLAG_SSE3 (AV_CPU_FLAG_SSE3 | CPUFLAG_SSE2)
  90. #define CPUFLAG_SSE3SLOW (AV_CPU_FLAG_SSE3SLOW | CPUFLAG_SSE3)
  91. #define CPUFLAG_SSSE3 (AV_CPU_FLAG_SSSE3 | CPUFLAG_SSE3)
  92. #define CPUFLAG_SSE4 (AV_CPU_FLAG_SSE4 | CPUFLAG_SSSE3)
  93. #define CPUFLAG_SSE42 (AV_CPU_FLAG_SSE42 | CPUFLAG_SSE4)
  94. #define CPUFLAG_AVX (AV_CPU_FLAG_AVX | CPUFLAG_SSE42)
  95. #define CPUFLAG_XOP (AV_CPU_FLAG_XOP | CPUFLAG_AVX)
  96. #define CPUFLAG_FMA4 (AV_CPU_FLAG_FMA4 | CPUFLAG_AVX)
  97. #define CPUFLAG_AVX2 (AV_CPU_FLAG_AVX2 | CPUFLAG_AVX)
  98. static const AVOption cpuflags_opts[] = {
  99. { "flags" , NULL, 0, AV_OPT_TYPE_FLAGS, { .i64 = 0 }, INT64_MIN, INT64_MAX, .unit = "flags" },
  100. #if ARCH_PPC
  101. { "altivec" , NULL, 0, AV_OPT_TYPE_CONST, { .i64 = AV_CPU_FLAG_ALTIVEC }, .unit = "flags" },
  102. #elif ARCH_X86
  103. { "mmx" , NULL, 0, AV_OPT_TYPE_CONST, { .i64 = AV_CPU_FLAG_MMX }, .unit = "flags" },
  104. { "mmxext" , NULL, 0, AV_OPT_TYPE_CONST, { .i64 = CPUFLAG_MMXEXT }, .unit = "flags" },
  105. { "sse" , NULL, 0, AV_OPT_TYPE_CONST, { .i64 = CPUFLAG_SSE }, .unit = "flags" },
  106. { "sse2" , NULL, 0, AV_OPT_TYPE_CONST, { .i64 = CPUFLAG_SSE2 }, .unit = "flags" },
  107. { "sse2slow", NULL, 0, AV_OPT_TYPE_CONST, { .i64 = CPUFLAG_SSE2SLOW }, .unit = "flags" },
  108. { "sse3" , NULL, 0, AV_OPT_TYPE_CONST, { .i64 = CPUFLAG_SSE3 }, .unit = "flags" },
  109. { "sse3slow", NULL, 0, AV_OPT_TYPE_CONST, { .i64 = CPUFLAG_SSE3SLOW }, .unit = "flags" },
  110. { "ssse3" , NULL, 0, AV_OPT_TYPE_CONST, { .i64 = CPUFLAG_SSSE3 }, .unit = "flags" },
  111. { "atom" , NULL, 0, AV_OPT_TYPE_CONST, { .i64 = AV_CPU_FLAG_ATOM }, .unit = "flags" },
  112. { "sse4.1" , NULL, 0, AV_OPT_TYPE_CONST, { .i64 = CPUFLAG_SSE4 }, .unit = "flags" },
  113. { "sse4.2" , NULL, 0, AV_OPT_TYPE_CONST, { .i64 = CPUFLAG_SSE42 }, .unit = "flags" },
  114. { "avx" , NULL, 0, AV_OPT_TYPE_CONST, { .i64 = CPUFLAG_AVX }, .unit = "flags" },
  115. { "xop" , NULL, 0, AV_OPT_TYPE_CONST, { .i64 = CPUFLAG_XOP }, .unit = "flags" },
  116. { "fma4" , NULL, 0, AV_OPT_TYPE_CONST, { .i64 = CPUFLAG_FMA4 }, .unit = "flags" },
  117. { "avx2" , NULL, 0, AV_OPT_TYPE_CONST, { .i64 = CPUFLAG_AVX2 }, .unit = "flags" },
  118. { "3dnow" , NULL, 0, AV_OPT_TYPE_CONST, { .i64 = CPUFLAG_3DNOW }, .unit = "flags" },
  119. { "3dnowext", NULL, 0, AV_OPT_TYPE_CONST, { .i64 = CPUFLAG_3DNOWEXT }, .unit = "flags" },
  120. { "cmov", NULL, 0, AV_OPT_TYPE_CONST, { .i64 = AV_CPU_FLAG_CMOV }, .unit = "flags" },
  121. #elif ARCH_ARM
  122. { "armv5te", NULL, 0, AV_OPT_TYPE_CONST, { .i64 = AV_CPU_FLAG_ARMV5TE }, .unit = "flags" },
  123. { "armv6", NULL, 0, AV_OPT_TYPE_CONST, { .i64 = AV_CPU_FLAG_ARMV6 }, .unit = "flags" },
  124. { "armv6t2", NULL, 0, AV_OPT_TYPE_CONST, { .i64 = AV_CPU_FLAG_ARMV6T2 }, .unit = "flags" },
  125. { "vfp", NULL, 0, AV_OPT_TYPE_CONST, { .i64 = AV_CPU_FLAG_VFP }, .unit = "flags" },
  126. { "vfpv3", NULL, 0, AV_OPT_TYPE_CONST, { .i64 = AV_CPU_FLAG_VFPV3 }, .unit = "flags" },
  127. { "neon", NULL, 0, AV_OPT_TYPE_CONST, { .i64 = AV_CPU_FLAG_NEON }, .unit = "flags" },
  128. #endif
  129. { NULL },
  130. };
  131. static const AVClass class = {
  132. .class_name = "cpuflags",
  133. .item_name = av_default_item_name,
  134. .option = cpuflags_opts,
  135. .version = LIBAVUTIL_VERSION_INT,
  136. };
  137. int flags = 0, ret;
  138. const AVClass *pclass = &class;
  139. if ((ret = av_opt_eval_flags(&pclass, &cpuflags_opts[0], s, &flags)) < 0)
  140. return ret;
  141. return flags & INT_MAX;
  142. }
  143. int av_parse_cpu_caps(unsigned *flags, const char *s)
  144. {
  145. static const AVOption cpuflags_opts[] = {
  146. { "flags" , NULL, 0, AV_OPT_TYPE_FLAGS, { .i64 = 0 }, INT64_MIN, INT64_MAX, .unit = "flags" },
  147. #if ARCH_PPC
  148. { "altivec" , NULL, 0, AV_OPT_TYPE_CONST, { .i64 = AV_CPU_FLAG_ALTIVEC }, .unit = "flags" },
  149. #elif ARCH_X86
  150. { "mmx" , NULL, 0, AV_OPT_TYPE_CONST, { .i64 = AV_CPU_FLAG_MMX }, .unit = "flags" },
  151. { "mmx2" , NULL, 0, AV_OPT_TYPE_CONST, { .i64 = AV_CPU_FLAG_MMX2 }, .unit = "flags" },
  152. { "mmxext" , NULL, 0, AV_OPT_TYPE_CONST, { .i64 = AV_CPU_FLAG_MMX2 }, .unit = "flags" },
  153. { "sse" , NULL, 0, AV_OPT_TYPE_CONST, { .i64 = AV_CPU_FLAG_SSE }, .unit = "flags" },
  154. { "sse2" , NULL, 0, AV_OPT_TYPE_CONST, { .i64 = AV_CPU_FLAG_SSE2 }, .unit = "flags" },
  155. { "sse2slow", NULL, 0, AV_OPT_TYPE_CONST, { .i64 = AV_CPU_FLAG_SSE2SLOW }, .unit = "flags" },
  156. { "sse3" , NULL, 0, AV_OPT_TYPE_CONST, { .i64 = AV_CPU_FLAG_SSE3 }, .unit = "flags" },
  157. { "sse3slow", NULL, 0, AV_OPT_TYPE_CONST, { .i64 = AV_CPU_FLAG_SSE3SLOW }, .unit = "flags" },
  158. { "ssse3" , NULL, 0, AV_OPT_TYPE_CONST, { .i64 = AV_CPU_FLAG_SSSE3 }, .unit = "flags" },
  159. { "atom" , NULL, 0, AV_OPT_TYPE_CONST, { .i64 = AV_CPU_FLAG_ATOM }, .unit = "flags" },
  160. { "sse4.1" , NULL, 0, AV_OPT_TYPE_CONST, { .i64 = AV_CPU_FLAG_SSE4 }, .unit = "flags" },
  161. { "sse4.2" , NULL, 0, AV_OPT_TYPE_CONST, { .i64 = AV_CPU_FLAG_SSE42 }, .unit = "flags" },
  162. { "avx" , NULL, 0, AV_OPT_TYPE_CONST, { .i64 = AV_CPU_FLAG_AVX }, .unit = "flags" },
  163. { "xop" , NULL, 0, AV_OPT_TYPE_CONST, { .i64 = AV_CPU_FLAG_XOP }, .unit = "flags" },
  164. { "fma4" , NULL, 0, AV_OPT_TYPE_CONST, { .i64 = AV_CPU_FLAG_FMA4 }, .unit = "flags" },
  165. { "3dnow" , NULL, 0, AV_OPT_TYPE_CONST, { .i64 = AV_CPU_FLAG_3DNOW }, .unit = "flags" },
  166. { "3dnowext", NULL, 0, AV_OPT_TYPE_CONST, { .i64 = AV_CPU_FLAG_3DNOWEXT }, .unit = "flags" },
  167. { "cmov", NULL, 0, AV_OPT_TYPE_CONST, { .i64 = AV_CPU_FLAG_CMOV }, .unit = "flags" },
  168. #define CPU_FLAG_P2 AV_CPU_FLAG_CMOV | AV_CPU_FLAG_MMX
  169. #define CPU_FLAG_P3 CPU_FLAG_P2 | AV_CPU_FLAG_MMX2 | AV_CPU_FLAG_SSE
  170. #define CPU_FLAG_P4 CPU_FLAG_P3| AV_CPU_FLAG_SSE2
  171. { "pentium2", NULL, 0, AV_OPT_TYPE_CONST, { .i64 = CPU_FLAG_P2 }, .unit = "flags" },
  172. { "pentium3", NULL, 0, AV_OPT_TYPE_CONST, { .i64 = CPU_FLAG_P3 }, .unit = "flags" },
  173. { "pentium4", NULL, 0, AV_OPT_TYPE_CONST, { .i64 = CPU_FLAG_P4 }, .unit = "flags" },
  174. #define CPU_FLAG_K62 AV_CPU_FLAG_MMX | AV_CPU_FLAG_3DNOW
  175. #define CPU_FLAG_ATHLON CPU_FLAG_K62 | AV_CPU_FLAG_CMOV | AV_CPU_FLAG_3DNOWEXT | AV_CPU_FLAG_MMX2
  176. #define CPU_FLAG_ATHLONXP CPU_FLAG_ATHLON | AV_CPU_FLAG_SSE
  177. #define CPU_FLAG_K8 CPU_FLAG_ATHLONXP | AV_CPU_FLAG_SSE2
  178. { "k6", NULL, 0, AV_OPT_TYPE_CONST, { .i64 = AV_CPU_FLAG_MMX }, .unit = "flags" },
  179. { "k62", NULL, 0, AV_OPT_TYPE_CONST, { .i64 = CPU_FLAG_K62 }, .unit = "flags" },
  180. { "athlon", NULL, 0, AV_OPT_TYPE_CONST, { .i64 = CPU_FLAG_ATHLON }, .unit = "flags" },
  181. { "athlonxp", NULL, 0, AV_OPT_TYPE_CONST, { .i64 = CPU_FLAG_ATHLONXP }, .unit = "flags" },
  182. { "k8", NULL, 0, AV_OPT_TYPE_CONST, { .i64 = CPU_FLAG_K8 }, .unit = "flags" },
  183. #elif ARCH_ARM
  184. { "armv5te", NULL, 0, AV_OPT_TYPE_CONST, { .i64 = AV_CPU_FLAG_ARMV5TE }, .unit = "flags" },
  185. { "armv6", NULL, 0, AV_OPT_TYPE_CONST, { .i64 = AV_CPU_FLAG_ARMV6 }, .unit = "flags" },
  186. { "armv6t2", NULL, 0, AV_OPT_TYPE_CONST, { .i64 = AV_CPU_FLAG_ARMV6T2 }, .unit = "flags" },
  187. { "vfp", NULL, 0, AV_OPT_TYPE_CONST, { .i64 = AV_CPU_FLAG_VFP }, .unit = "flags" },
  188. { "vfpv3", NULL, 0, AV_OPT_TYPE_CONST, { .i64 = AV_CPU_FLAG_VFPV3 }, .unit = "flags" },
  189. { "neon", NULL, 0, AV_OPT_TYPE_CONST, { .i64 = AV_CPU_FLAG_NEON }, .unit = "flags" },
  190. #endif
  191. { NULL },
  192. };
  193. static const AVClass class = {
  194. .class_name = "cpuflags",
  195. .item_name = av_default_item_name,
  196. .option = cpuflags_opts,
  197. .version = LIBAVUTIL_VERSION_INT,
  198. };
  199. const AVClass *pclass = &class;
  200. return av_opt_eval_flags(&pclass, &cpuflags_opts[0], s, flags);
  201. }
  202. int av_cpu_count(void)
  203. {
  204. static volatile int printed;
  205. int nb_cpus = 1;
  206. #if HAVE_SCHED_GETAFFINITY && defined(CPU_COUNT)
  207. cpu_set_t cpuset;
  208. CPU_ZERO(&cpuset);
  209. if (!sched_getaffinity(0, sizeof(cpuset), &cpuset))
  210. nb_cpus = CPU_COUNT(&cpuset);
  211. #elif HAVE_GETPROCESSAFFINITYMASK
  212. DWORD_PTR proc_aff, sys_aff;
  213. if (GetProcessAffinityMask(GetCurrentProcess(), &proc_aff, &sys_aff))
  214. nb_cpus = av_popcount64(proc_aff);
  215. #elif HAVE_SYSCTL && defined(HW_NCPU)
  216. int mib[2] = { CTL_HW, HW_NCPU };
  217. size_t len = sizeof(nb_cpus);
  218. if (sysctl(mib, 2, &nb_cpus, &len, NULL, 0) == -1)
  219. nb_cpus = 0;
  220. #elif HAVE_SYSCONF && defined(_SC_NPROC_ONLN)
  221. nb_cpus = sysconf(_SC_NPROC_ONLN);
  222. #elif HAVE_SYSCONF && defined(_SC_NPROCESSORS_ONLN)
  223. nb_cpus = sysconf(_SC_NPROCESSORS_ONLN);
  224. #endif
  225. if (!printed) {
  226. av_log(NULL, AV_LOG_DEBUG, "detected %d logical cores\n", nb_cpus);
  227. printed = 1;
  228. }
  229. return nb_cpus;
  230. }
  231. #ifdef TEST
  232. #include <stdio.h>
  233. static const struct {
  234. int flag;
  235. const char *name;
  236. } cpu_flag_tab[] = {
  237. #if ARCH_ARM
  238. { AV_CPU_FLAG_ARMV5TE, "armv5te" },
  239. { AV_CPU_FLAG_ARMV6, "armv6" },
  240. { AV_CPU_FLAG_ARMV6T2, "armv6t2" },
  241. { AV_CPU_FLAG_VFP, "vfp" },
  242. { AV_CPU_FLAG_VFPV3, "vfpv3" },
  243. { AV_CPU_FLAG_NEON, "neon" },
  244. #elif ARCH_PPC
  245. { AV_CPU_FLAG_ALTIVEC, "altivec" },
  246. #elif ARCH_X86
  247. { AV_CPU_FLAG_MMX, "mmx" },
  248. { AV_CPU_FLAG_MMXEXT, "mmxext" },
  249. { AV_CPU_FLAG_SSE, "sse" },
  250. { AV_CPU_FLAG_SSE2, "sse2" },
  251. { AV_CPU_FLAG_SSE2SLOW, "sse2(slow)" },
  252. { AV_CPU_FLAG_SSE3, "sse3" },
  253. { AV_CPU_FLAG_SSE3SLOW, "sse3(slow)" },
  254. { AV_CPU_FLAG_SSSE3, "ssse3" },
  255. { AV_CPU_FLAG_ATOM, "atom" },
  256. { AV_CPU_FLAG_SSE4, "sse4.1" },
  257. { AV_CPU_FLAG_SSE42, "sse4.2" },
  258. { AV_CPU_FLAG_AVX, "avx" },
  259. { AV_CPU_FLAG_XOP, "xop" },
  260. { AV_CPU_FLAG_FMA4, "fma4" },
  261. { AV_CPU_FLAG_3DNOW, "3dnow" },
  262. { AV_CPU_FLAG_3DNOWEXT, "3dnowext" },
  263. { AV_CPU_FLAG_CMOV, "cmov" },
  264. { AV_CPU_FLAG_AVX2, "avx2" },
  265. #endif
  266. { 0 }
  267. };
  268. int main(void)
  269. {
  270. int cpu_flags = av_get_cpu_flags();
  271. int i;
  272. printf("cpu_flags = 0x%08X\n", cpu_flags);
  273. printf("cpu_flags =");
  274. for (i = 0; cpu_flag_tab[i].flag; i++)
  275. if (cpu_flags & cpu_flag_tab[i].flag)
  276. printf(" %s", cpu_flag_tab[i].name);
  277. printf("\n");
  278. return 0;
  279. }
  280. #endif